AM6548BACDXEAF datasheet(109/282 Pages) TI

109 / 282 page

6.4 Pin Multiplexing

Table 6-76 describes the device pin multiplexing associated with pins.

Note

Many device pins support multiple signal functions. Some signal functions are selected via a single layer of multiplexers associated with pins.

Other signal functions are selected via two or more layers of multiplexers, where one layer is associated with the pins and other layers are

associated with peripheral logic functions.

Table 6-76, Pin Multiplexing only describes signal multiplexing at the pins. For more information, related to signal multiplexing at the pins,

see section Pad Configuration Registers in the device TRM. Refer to the respective peripheral chapter in the device TRM for information

associated with peripheral signal multiplexing.

Note

When a pad is set into a pin multiplexing mode which is not defined, that pad’s behavior is undefined. This should be avoided.

Note

Table 6-76, Pin Multiplexing does not include SerDes signal functions. For more information, see section Serializer/Deserializer (SerDes) in the

device TRM.

Note

The PRU_ICSSG contains a second layer of multiplexing to enable additional functionality on the PRU GPO and GPI signals. This internal

wrapper multiplexing is described in the PRU_ICSSG chapter in the device TRM.

For more information on the I/O cell configurations, see section Pad Configuration Registers in the device TRM.

Table 6-76. Pin Multiplexing

ADDRESS

BALL

NUMBER

MUXMODE[7:0] SETTINGS

Bootstrap

0x0011C000 CTRLMMR_PADCONFIG0

M27

GPMC0_AD0

VOUT1_DATA0

VIN0_DATA12

GPIO0_0

BOOTMODE00

0x0011C004 CTRLMMR_PADCONFIG1

M23

GPMC0_AD1

VOUT1_DATA1

VIN0_DATA13

GPIO0_1

BOOTMODE01

0x0011C008 CTRLMMR_PADCONFIG2

M28

GPMC0_AD2

VOUT1_DATA2

VIN0_DATA14

GPIO0_2

BOOTMODE02

0x0011C00C CTRLMMR_PADCONFIG3

M24

GPMC0_AD3

VOUT1_DATA3

VIN0_DATA15

GPIO0_3

BOOTMODE03

0x0011C010 CTRLMMR_PADCONFIG4

N24

GPMC0_AD4

VOUT1_DATA4

GPIO0_4

BOOTMODE04

0x0011C014 CTRLMMR_PADCONFIG5

N27

GPMC0_AD5

VOUT1_DATA5

GPIO0_5

BOOTMODE05

0x0011C018 CTRLMMR_PADCONFIG6

N28

GPMC0_AD6

VOUT1_DATA6

GPIO0_6

BOOTMODE06

0x0011C01C CTRLMMR_PADCONFIG7

M25

GPMC0_AD7

VOUT1_DATA7

GPIO0_7

BOOTMODE07

www.ti.com

AM6548, AM6528, AM6526

SPRSP52B – DECEMBER 2019 – REVISED JUNE 2021

Submit Document Feedback

109

Product Folder Links: AM6548 AM6528 AM6526

AM6548BACDXEAF Datasheet(PDF) 109 Page - Texas Instruments

AM6548BACDXEAF Datasheet(HTML) 109 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL