AM6548BACDXEAF datasheet(225/282 Pages) TI

225 / 282 page

Table 7-69. OSPI Timing Requirements - DDR Mode

see Figure 7-89

NO.

MODE

MIN

MAX

UNIT

O15 tsu(D-LBCLK)

Setup time, D[i:0](1) valid before active LBCLK

(DQS) edge

1.8V, External Board Loopback

0.52

3.3V, External Board Loopback

1.97

O16 th(LBCLK-D)

Hold time, D[i:0](1) valid after active LBCLK (DQS)

edge

1.8V, External Board Loopback

1.24 (2)

3.3V, External Board Loopback

1.44 (2)

O17 tsu(D-DQS)

Setup time, D[i:0](1) valid before active DQS edge

1.8V, DQS

-0.46

3.3V, DQS

-0.66

O18 th(DQS-D)

Hold time, D[i:0](1) valid after active DQS edge

1.8V, DQS

3.59

3.3V, DQS

8.89

(1)

i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1

(2)

This Hold time requirement is larger than the Hold time provided by a typical flash device. Therefore, the trace length between the

SoC and flash device must be sufficiently long enough to ensure that the Hold time is met at the SoC. Refer to Section 9.2.2 for more

details.

OSPI_DQS

OSPI_D[i:0]

O16

O15

OSPI_TIMING_04

Figure 7-89. OSPI Timing Requirements - DDR, External Loopback Clock and DQS

7.9.5.18.2.4 OSPI Switching Characteristics - DDR Mode

NO. PARAMETER DESCRIPTION

MODE

MIN

MAX

UNIT

tc(CLK)

Cycle time, CLK

tw(CLKL)

Pulse duration, CLK low

-0.3+0.475×P

(2)

tw(CLKH)

Pulse duration, CLK high

-0.3+0.475×P

(2)

td(CLK-CSn)

Delay time, CSn active edge to CLK rising edge

1.8 V

0.475 × P +

0.975 × N × R

(2) (3) (5)

0.475 × P +

0.975 × N × R

+ 7.7 (2) (3) (5)

3.3 V

0.475 × P +

0.975 × N × R

(2) (3) (5)

0.475 × P +

0.975 × N × R

+ 8 (2) (3) (5)

td(CLK-CSn)

Delay time, CLK rising edge to CSn inactive

edge

1.8 V

0.475 × P +

0.975 × N × R

- 7.7(2) (4) (5)

0.475 × P +

0.975 × N × R

(2) (4) (5)

3.3 V

0.475 × P +

0.975 × N × R

- 8(2) (4) (5)

0.475 × P +

0.975 × N × R

(2) (4) (5)

td(CLK-D)

Delay time, CLK active edge to D[i:0](1)

transition

1.8 V

-7.7

-1.56

3.3 V

-7.7

-1.56

(1)

i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1

(2)

P = CLK cycle time = SCLK period

(3)

N = OSPI_DEV_DELAY_REG[D_INIT_FLD]

(4)

N = OSPI_DEV_DELAY_REG[D_AFTER_FLD]

(5)

R = refclk

www.ti.com

AM6548, AM6528, AM6526

SPRSP52B – DECEMBER 2019 – REVISED JUNE 2021

Submit Document Feedback

225

Product Folder Links: AM6548 AM6528 AM6526

AM6548BACDXEAF Datasheet(PDF) 225 Page - Texas Instruments

AM6548BACDXEAF Datasheet(HTML) 225 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL