| Electronic Components Datasheet Search |
|
STM32F732IE Datasheet(PDF) 139 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F732IE Datasheet(HTML) 139 Page - STMicroelectronics |
|
139 / 226 page ![]() DS11854 Rev 6 139/226 STM32F732xx STM32F733xx Electrical characteristics 198 6.3.14 USB OTG HS PHY regulator characteristics (on STM32F733xx devices) The parameters given in Table 50 are derived from tests performed under temperature and VDD supply voltage conditions summarized in Table 16. 1. Guaranteed by design. 2. Based on test during characterization. Table 49. USB OTG HS PLL2 characteristics(1) 1. Guaranteed by design. Symbol Parameter Conditions Min Typ Max Unit fPLL2_IN PLL2 input clock - - 60 - MHz fPLL2_OUT PLL2 output clock(2) 2. Based on test during characterization. -- 480 - fVCO_OUT PLL2 VCO output - - 480 - tLOCK PLL2 lock time(2) -- - 91 µs IDD(PLL2) PLL2 digital power consumption - - - 2.1 mA IDDA(PLL2) PLL2 analog power consumption - - - 1.5 Table 50. USB OTG HS PHY regulator characteristics(1) 1. Based on test during characterization. Symbol Parameter Conditions Min Typ Max Unit VDD12OTGHS 1.2 V internal voltage on VDD12OTGHS -1.18 1.2 1.24 V CEXT External capacitor on VDD12OTGHS - 1.1 2.2 3.3 µF IDDPHYHSREG Regulator power consumption - 100 120 125 µA |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |