| Electronic Components Datasheet Search |
|
M58PR512LE Datasheet(PDF) 116 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M58PR512LE Datasheet(HTML) 116 Page - STMicroelectronics |
|
116 / 119 page ![]() Command interface state tables M58PR256LE, M58PR512LE, M58PR001LE 116/119 Note: 1 WP = Word Program, BP = Buffer program, cmd = command, SR = Status Register, pgrm = program, IS = Illegal state, PS = Program suspend, ES = Erase suspend, CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller, WA0 = Address in a block different from first BEFP address, ECR = Enhanced Configuration Register. 2 The output state shows the type of data that appears at the outputs if the bank address is the same as the command address. A bank can be placed in Read Array, Read Status Register, Read Electronic Signature or Read CFI mode, depending on the command issued. Each bank remains in its last output state until a new command is issued to that bank. The next state does not depend on the bank output state. 3 At Power-up, all banks are in Read Array mode. Issuing a Read Array command to a busy bank results in undetermined data output. 4 The Clear Status Register command clears the Status Register error bits except when the P/EC is busy or suspended. 5 BEFP is allowed only when Status Register bit SR0 is reset to ‘0’. BEFP is busy if the block address is the first BEFP address. Any other commands are treated as data. Table 56. Command interface states - modify table, next output 2 Current Chip State command input to chip and resulting chip next state Clear SR Read ID Lock, CR, ECR Setup Lock EFA Setup Blank Check OTP Setup Lock Confirm Lock- down Confirm Write CR/ ECR Confirm Illegal cmd or BEFP Data 50h 90h 98h 60h 64h BCh C0h 01h 2Fh 03h 04h others BEFP Setup, BEFP program and verify busy, Erase Setup, Erase EFA setup OTP Setup, BP Confirm, WP setup, WP setup in ES, BP confirm in ES, blank check setup status read EFA block WP setup, EFA block program setup in ES EFA block status read Lock/CR/ECR setup, Lock/CR/ECR setup in ES status read array read status read EFA block lock setup, EFA block lock setup in ES EFA block status read array read EFA block status read OTP busy output state does not change ID read status read EFA block status read status read output state does not change output state does not change ready, ES, BP suspend, WP busy, erase busy, BP busy, blank check busy, BP busy in ES, WP suspend, WP busy in ES, PS in ES, BP suspend in ES BP setup, BP load 1, BP load 2, IS output state does not change |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |