Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

AM6548BACDXEAF Datasheet(PDF) 166 Page - Texas Instruments

Click here to check the latest version.
Part # AM6548BACDXEAF
Description  AM654x, AM652x Sitara??Processors Silicon Revision 2.1
PDF  282 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM6548BACDXEAF Datasheet(HTML) 166 Page - Texas Instruments

Back Button AM6548BACDXEAF Datasheet HTML 162Page - Texas Instruments AM6548BACDXEAF Datasheet HTML 163Page - Texas Instruments AM6548BACDXEAF Datasheet HTML 164Page - Texas Instruments AM6548BACDXEAF Datasheet HTML 165Page - Texas Instruments AM6548BACDXEAF Datasheet HTML 166Page - Texas Instruments AM6548BACDXEAF Datasheet HTML 167Page - Texas Instruments AM6548BACDXEAF Datasheet HTML 168Page - Texas Instruments AM6548BACDXEAF Datasheet HTML 169Page - Texas Instruments AM6548BACDXEAF Datasheet HTML 170Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 166 / 282 page
background image
Table 7-27. CPSW2G MDIO Timing Conditions
PARAMETER
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
0.9
3.6
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
10
470
pF
Table 7-28. Timing Requirements for MDIO Input
NO.
PARAMETER
MIN
MAX
UNIT
MDIO1 tsu(MDIO_MDC)
Setup time, MDIO_MDIO valid before MDIO_MDC high
90
ns
MDIO2 th(MDIO_MDC)
Hold time, MDIO_MDIO valid after MDIO_MDC high
0
ns
Table 7-29. Switching Characteristics Over Recommended Operating Conditions for MDIO Output
NO.
PARAMETER
MIN
MAX
UNIT
MDIO3 tc(MDC)
Cycle time, MDIO_MDC
400
ns
MDIO4 tw(MDCH)
Pulse Duration, MDIO_MDC high
160
ns
MDIO5 tw(MDCL)
Pulse Duration, MDIO_MDC low
160
ns
MDIO7 td(MDC_MDIO)
Delay time, MDIO_MDC low to MDIO_MDIO valid
-150
150
ns
MDIO3
MDIO1
MDIO2
MDIO7
MDIO4
MDIO5
MDIO[x]_MDC
MDIO[x]_MDIO
(input)
MDIO[x]_MDIO
(output)
CPSW2G_MDIO_TIMING_01
Figure 7-32. CPSW2G MDIO Diagrams Receive and Transmit
7.9.5.2.2 CPSW2G RMII Timings
Section 7.9.5.2.2.1, Section 7.9.5.2.2.2, Figure 7-33, and Figure 7-34 present timing requirements for CPSW2G
RMII receive.
Table 7-30 presents timing conditions for CPSW2G RMII.
Table 7-30. CPSW2G RMII Timing Conditions
PARAMETER
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
0.9
3.6
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
3
25
pF
7.9.5.2.2.1 Timing Requirements for RMII[x]_REFCLK - RMII Mode
NO.
PARAMETER
DESCRIPTION
MIN
TYP
MAX
UNIT
RMII1
tc(REF_CLK)
Cycle time, REF_CLK
19.999
20.001
ns
AM6548, AM6528, AM6526
SPRSP52B – DECEMBER 2019 – REVISED JUNE 2021
www.ti.com
166
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: AM6548 AM6528 AM6526



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com