AM6548BACDXEAF datasheet(178/282 Pages) TI

178 / 282 page

7.9.5.9.2 GPIO Switching Characteristics

NO.

PARAMETER

DESCRIPTION

MIN

MAX

UNIT

GP1

tw(GPIO_OUT)

Minimum Output Pulse Width

-4.6 +

0.975P(1)

(1)

P = functional clock period in ns.

For more information, see section General-Purpose Interface (GPIO) in the device TRM.

7.9.5.10 GPMC

For more details about features and additional description information on the device General-Purpose Memory

Controller, see the corresponding sections within Section 6.3, Signal Descriptions and Section 8, Detailed

Description.

Table 7-39 presents the timing conditions for GPMC.

Table 7-39. GPMC Timing Conditions

PARAMETER

DESCRIPTION

MIN

MAX

UNIT

Input Conditions

SRI

Input slew rate

1.65

V/ns

Output Conditions

Output load capacitance

7.9.5.10.1 GPMC and NOR Flash—Synchronous Mode

Section 7.9.5.10.1.1 and Section 7.9.5.10.1.2 assume testing over the recommended operating conditions and

electrical characteristic conditions below (see Figure 7-48 through Figure 7-52).

7.9.5.10.1.1 GPMC and NOR Flash Timing Requirements—Synchronous Mode

NO.

PARAMETER

DESCRIPTION

MODE(2)

MIN

MAX UNIT

F12

tsu(dV-clkH)

Setup time, input data GPMC_AD[15:0] valid

before output clock GPMC_CLK high

div_by_1_mode;

GPMC_FCLK_MUX_100;

TIMEPARAGRANULARITY_X1

2.17

not_div_by_1_mode;

GPMC_FCLK_MUX_100;

TIMEPARAGRANULARITY_X1

3.46

F13

th(clkH-dV)

Hold time, input data GPMC_AD[15:0] valid after

output clock GPMC_CLK high

div_by_1_mode;

GPMC_FCLK_MUX_100;

TIMEPARAGRANULARITY_X1

1.78

not_div_by_1_mode;

GPMC_FCLK_MUX_100;

TIMEPARAGRANULARITY_X1

1.78

F21

tsu(waitV-clkH)

Setup time, input wait GPMC_WAIT[x] valid before

output clock GPMC_CLK high (1)

div_by_1_mode;

GPMC_FCLK_MUX_100;

TIMEPARAGRANULARITY_X1

2.17

not_div_by_1_mode;

GPMC_FCLK_MUX_100;

TIMEPARAGRANULARITY_X1

3.46

F22

th(clkH-waitV)

Hold time, input wait GPMC_WAIT[x] valid after

output clock GPMC_CLK high (1)

div_by_1_mode;

GPMC_FCLK_MUX_100;

TIMEPARAGRANULARITY_X1

1.78

not_div_by_1_mode;

GPMC_FCLK_MUX_100;

TIMEPARAGRANULARITY_X1

1.78

(1)

In GPMC_WAIT[x], x is equal to 0 or 1.

(2)

For div_by_1_mode:

AM6548, AM6528, AM6526

SPRSP52B – DECEMBER 2019 – REVISED JUNE 2021

www.ti.com

178

Submit Document Feedback

Product Folder Links: AM6548 AM6528 AM6526

AM6548BACDXEAF Datasheet(PDF) 178 Page - Texas Instruments

AM6548BACDXEAF Datasheet(HTML) 178 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL