Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

LQFP64 Datasheet(PDF) 85 Page - STMicroelectronics

Part # LQFP64
Description  Arm® Cortex®-M4 32b MCUFPU, 210DMIPS, up to 1MB Flash/1924KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera
PDF  204 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LQFP64 Datasheet(HTML) 85 Page - STMicroelectronics

Back Button LQFP64 Datasheet HTML 81Page - STMicroelectronics LQFP64 Datasheet HTML 82Page - STMicroelectronics LQFP64 Datasheet HTML 83Page - STMicroelectronics LQFP64 Datasheet HTML 84Page - STMicroelectronics LQFP64 Datasheet HTML 85Page - STMicroelectronics LQFP64 Datasheet HTML 86Page - STMicroelectronics LQFP64 Datasheet HTML 87Page - STMicroelectronics LQFP64 Datasheet HTML 88Page - STMicroelectronics LQFP64 Datasheet HTML 89Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 204 page
background image
DS8626 Rev 9
85/203
STM32F405xx, STM32F407xx
Electrical characteristics
Table 20. Typical and maximum current consumption in Run mode, code with data processing
running from Flash memory (ART accelerator enabled) or RAM (1)
Symbol
Parameter
Conditions
fHCLK
Typ
Max(2)
Unit
TA =
25 °C
TA =
85 °C
TA =
105 °C
IDD
Supply current in
Run mode
External clock(3), all
peripherals enabled(4)(5)
168 MHz
87
102
109
mA
144 MHz
67
80
86
120 MHz
56
69
75
90 MHz
44
56
62
60 MHz
30
42
49
30 MHz
16
28
35
25 MHz
12
24
31
16 MHz(6)
920
28
8 MHz
5
17
24
4 MHz
3
15
22
2 MHz
2
14
21
External clock(3), all
peripherals disabled(4)(5)
168 MHz
40
54
61
144 MHz
31
43
50
120 MHz
26
38
45
90 MHz
20
32
39
60 MHz
14
26
33
30 MHz
8
20
27
25 MHz
6
18
25
16 MHz(6)
516
24
8 MHz
3
15
22
4 MHz
2
14
21
2 MHz
2
14
21
1. Code and data processing running from SRAM1 using boot pins.
2. Guaranteed by characterization, tested in production at VDD max and fHCLK max with peripherals enabled.
3. External clock is 4 MHz and PLL is on when fHCLK > 25 MHz.
4. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC for
the analog part.
5. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption
should be considered.
6. In this case HCLK = system clock/2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com