Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

LQFP64 Datasheet(PDF) 161 Page - STMicroelectronics

Part # LQFP64
Description  Arm® Cortex®-M4 32b MCUFPU, 210DMIPS, up to 1MB Flash/1924KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera
PDF  204 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LQFP64 Datasheet(HTML) 161 Page - STMicroelectronics

Back Button LQFP64 Datasheet HTML 157Page - STMicroelectronics LQFP64 Datasheet HTML 158Page - STMicroelectronics LQFP64 Datasheet HTML 159Page - STMicroelectronics LQFP64 Datasheet HTML 160Page - STMicroelectronics LQFP64 Datasheet HTML 161Page - STMicroelectronics LQFP64 Datasheet HTML 162Page - STMicroelectronics LQFP64 Datasheet HTML 163Page - STMicroelectronics LQFP64 Datasheet HTML 164Page - STMicroelectronics LQFP64 Datasheet HTML 165Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 161 / 204 page
background image
DS8626 Rev 9
161/203
STM32F405xx, STM32F407xx
Electrical characteristics
5.3.27
Camera interface (DCMI) timing specifications
Unless otherwise specified, the parameters given in Table 87 for DCMI are derived from
tests performed under the ambient temperature, fHCLK frequency and VDD supply voltage
summarized in Table 13, with the following configuration:
•
PCK polarity: falling
•
VSYNC and HSYNC polarity: high
•
Data format: 14 bits
Figure 72. DCMI timing diagram
Table 86. Switching characteristics for NAND Flash write cycles(1)
1. CL = 30 pF.
Symbol
Parameter
Min
Max
Unit
tw(NWE)
FSMC_NWE low width
4THCLK–1
4THCLK+ 3
ns
tv(NWE-D)
FSMC_NWE low to FSMC_D[15-0] valid
-
0
ns
th(NWE-D)
FSMC_NWE high to FSMC_D[15-0] invalid
3THCLK –2
-
ns
td(D-NWE)
FSMC_D[15-0] valid before FSMC_NWE high
5THCLK–3
-
ns
td(ALE-NWE)
FSMC_ALE valid before FSMC_NWE low
-
3THCLK
ns
th(NWE-ALE)
FSMC_NWE high to FSMC_ALE invalid
3THCLK–2
-
ns
Table 87. DCMI characteristics(1)
Symbol
ParameterMin
Max
Unit
Frequency ratio DCMI_PIXCLK/fHCLK
-0.4
DCMI_PIXCLK
Pixel clock input
-
54
MHz
Dpixel
Pixel clock input duty cycle
30
70
%
MS32414V2
DCMI_PIXCLK
tsu(VSYNC)
tsu(HSYNC)
DCMI_HSYNC
DCMI_VSYNC
DATA[0:13]
1/DCMI_PIXCLK
th(HSYNC)
th(HSYNC)
tsu(DATA) th(DATA)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com