ST7262 datasheet(47/139 Pages) STMICROELECTRONICS

47 / 139 page

ST7262

47/139

PWM AUTO-RELOAD TIMER (Cont’d)

Output compare and Time base interrupt

On overflow, the OVF flag of the ARTCSR register

is set and an overflow interrupt request is generat-

ed if the overflow interrupt enable bit, OIE, in the

ARTCSR register, is set. The OVF flag must be re-

set by the user software. This interrupt can be

used as a time base in the application.

External clock and event detector mode

Using the fEXT external prescaler input clock, the

auto-reload timer can be used as an external clock

event detector. In this mode, the ARTARR register

is used to select the nEVENT number of events to

be counted before setting the OVF flag.

nEVENT = 256 - ARTARR

When entering HALT mode while fEXT is selected,

all the timer control registers are frozen but the

counter continues to increment. If the OIE bit is

set, the next overflow of the counter will generate

an interrupt which wakes up the MCU.

Caution: If HALT mode is used in the application,

prior to executing the HALT instruction, the coun-

ter must be disabled by clearing the TCE bit in the

ARTCSR register to avoid spurious counter incre-

ments.

Figure 35. External Event Detector Example (3 counts)

COUNTER

FDh

FEh

FFh

FDh

OVF

ARTCSR READ

INTERRUPT

ARTARR=FDh

fEXT=fCOUNTER

FEh

FFh

FDh

IF OIE=1

INTERRUPT

IF OIE=1

ARTCSR READ

ST7262 Datasheet(PDF) 47 Page - STMicroelectronics

ST7262 Datasheet(HTML) 47 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL