Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

ST10F271Z1T3 Datasheet(PDF) 89 Page - STMicroelectronics

Part # ST10F271Z1T3
Description  16-bit MCU with 128 Kbyte Flash memory and 12 Kbyte RAM
PDF  185 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F271Z1T3 Datasheet(HTML) 89 Page - STMicroelectronics

Back Button ST10F271Z1T3 Datasheet HTML 85Page - STMicroelectronics ST10F271Z1T3 Datasheet HTML 86Page - STMicroelectronics ST10F271Z1T3 Datasheet HTML 87Page - STMicroelectronics ST10F271Z1T3 Datasheet HTML 88Page - STMicroelectronics ST10F271Z1T3 Datasheet HTML 89Page - STMicroelectronics ST10F271Z1T3 Datasheet HTML 90Page - STMicroelectronics ST10F271Z1T3 Datasheet HTML 91Page - STMicroelectronics ST10F271Z1T3 Datasheet HTML 92Page - STMicroelectronics ST10F271Z1T3 Datasheet HTML 93Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 185 page
background image
ST10F271Z1
System reset
89/185
Refer to next Figures 25 and 26 for unidirectional SW reset timing, and to Figures 27, 28 and
29 for bidirectional.
20.5
Watchdog timer reset
When the watchdog timer is not disabled during the initialization, or serviced regularly
during program execution, it will overflow and trigger the reset sequence.
Unlike hardware and software resets, the watchdog reset completes a running external bus
cycle if this bus cycle either does not use READY, or if READY is sampled active (low) after
the programmed wait states.
When READY is sampled inactive (high) after the programmed wait states the running
external bus cycle is aborted. Then the internal reset sequence is started.
Bit P0.12...P0.8 are latched at the end of the reset sequence and bit P0.7...P0.2 are cleared
(that is written at ‘1’).
A Watchdog reset is always taken as synchronous: there is no influence on Watchdog Reset
behavior with RPD status. In case Bidirectional Reset is selected, a Watchdog Reset event
pulls RSTIN pin low: this occurs only if RPD is high; if RPD is low, RSTIN pin is not pulled
low even though Bidirectional Reset is selected.
Refer to next Figures 25 and 26 for unidirectional SW reset timing, and to Figures 27, 28 and
29 for bidirectional.
Figure 25.
SW / WDT unidirectional reset (EA = 1)
P0[7:2]
not transparent
P0[12:8]
transparent
not t.
P0[1:0]
not t.
not transparent
RST
1024 TCL
RSTOUT
RSTIN
IBUS-CS
7 TCL
P0[15:13]
not transparent
FLARST
≤ 1 ms
(Internal)
≤ 2 TCL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com