TPD2F702 datasheet(3/6 Pages) TI

3 / 6 page

-110

-100

-90

-80

-70

-60

-50

-40

-30

-20

-10

1.00E+05

1.00E+06

1.00E+07

1.00E+08

1.00E+09

frequency(Hz)

A1-C2

A2-C1

-50.0

-45.0

-40.0

-35.0

-30.0

-25.0

-20.0

-15.0

-10.0

-5.0

0.0

1.00E+05

1.00E+06

1.00E+07

1.00E+08

1.00E+09

Frequency (Hz)

(DC Bias @ 0.0V)

(DC Bias @ 2.5V)

3 dB drop/bias of 0.0 V

-3dB = 1.18 MHz

3 dB drop/bias of 2.5 V

-3 dB = 1.28 MHz

S21

TPD2F702

www.ti.com

SLLS986 – FEBRUARY 2010

ELECTRICAL CHARACTERISTICS

TA = –40°C to 85°C (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

II = 1 mA

Input pin

±14

±18.2

VBR

DC break-down voltage

IO = 1 mA

Output pin

±14

±18.2

IIO

Current from input or output

VI or VO = 2.5 V

Input, output pins

0.01

0.1

VI = 0 V, VOSC = 30 mV,

Capacitance of the input terminal

Input pin

f = 100 kHz

VO = 0 V, VOSC = 30 mV,

Capacitance of the output terminal

Output pin

5000

f = 100 kHz

Series resistor

Ω

Output clamp

Rdyn

Dynamic resistance

II = 1.5 A or IO = 1.5 A

Ω

Input clamp

Cut-off frequency

ZSOURCE = 50 Ω, ZLOAD = 50 Ω

1.2

MHz

TYPICAL OPERATING CHARACTERISTICS

Figure 1. Insertion Loss

Figure 2. Channel-to-Channel Crosstalk with 50

Ω Termination

for the Non-Measuring Pins

Submit Documentation Feedback

Product Folder Link(s): TPD2F702

TPD2F702 Datasheet(PDF) 3 Page - Texas Instruments

TPD2F702 Datasheet(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6

Datasheet Download

Link URL