| Electronic Components Datasheet Search |
|
STM32F103CBT7TR Datasheet(PDF) 71 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F103CBT7TR Datasheet(HTML) 71 Page - STMicroelectronics |
|
71 / 96 page ![]() STM32F103x8, STM32F103xB Electrical characteristics Doc ID 13587 Rev 12 71/96 5.3.17 12-bit ADC characteristics Unless otherwise specified, the parameters given in Table 45 are derived from tests performed under the ambient temperature, fPCLK2 frequency and VDDA supply voltage conditions summarized in Table 9. Note: It is recommended to perform a calibration after each power-up. Table 45. ADC characteristics Symbol Parameter Conditions Min Typ Max Unit VDDA Power supply 2.4 3.6 V VREF+ Positive reference voltage 2.4 VDDA V IVREF Current on the VREF input pin 160(1) 220(1) µA fADC ADC clock frequency 0.6 14 MHz fS (2) Sampling rate 0.05 1 MHz fTRIG (2) External trigger frequency fADC = 14 MHz 823 kHz 17 1/fADC VAIN (3) Conversion voltage range 0 (VSSA or VREF- tied to ground) VREF+ V RAIN (2) External input impedance See Equation 1 and Table 46 for details 50 k RADC (2) Sampling switch resistance 1 k CADC (2) Internal sample and hold capacitor 8pF tCAL (2) Calibration time fADC = 14 MHz 5.9 µs 83 1/fADC tlat (2) Injection trigger conversion latency fADC = 14 MHz 0.214 µs 3(4) 1/fADC tlatr (2) Regular trigger conversion latency fADC = 14 MHz 0.143 µs 2(4) 1/fADC tS (2) Sampling time fADC = 14 MHz 0.107 17.1 µs 1.5 239.5 1/fADC tSTAB (2) Power-up time 0 0 1 µs tCONV (2) Total conversion time (including sampling time) fADC = 14 MHz 1 18 µs 14 to 252 (tS for sampling +12.5 for successive approximation) 1/fADC 1. Based on characterization, not tested in production. 2. Guaranteed by design, not tested in production. 3. In devices delivered in VFQFPN and LQFP packages, VREF+ is internally connected to VDDA and VREF- is internally connected to VSSA. Devices that come in the TFBGA64 package have a VREF+ pin but no VREF- pin (VREF- is internally connected to VSSA), see Table 5 and Figure 6. 4. For external triggers, a delay of 1/fPCLK2 must be added to the latency specified in Table 45. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |