PIC16LF72SLASHP datasheet(107/136 Pages) MICROCHIP

107 / 136 page

 2002 Microchip Technology Inc.

DS39597B-page 105

PIC16F72

FIGURE 14-16:

A/D CONVERSION TIMING

TABLE 14-10: A/D CONVERSION REQUIREMENTS

131

130

132

BSF ADCON0, GO

A/D CLK

A/D DATA

ADRES

ADIF

SAMPLE

OLD_DATA

SAMPLING STOPPED

DONE

NEW_DATA

(TOSC/2)(1)

432

Note

1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the

SLEEP

instruction to be executed.

1 TCY

134

Param

No.

Sym

Characteristic

Min

Typ† Max Units

Conditions

130

TAD

A/D Clock Period

PIC16F72

1.6

——

µsTOSC based, VREF ≥ 3.0V

PIC16LF72

2.0

——

µsTOSC based,

2.0V

≤ VREF ≤ 5.5V

PIC16F72

2.0

4.0

6.0

µs A/D RC mode

PIC16LF72

3.0

6.0

9.0

µs A/D RC mode

131

TCNV

Conversion Time (not including S/H time)

(Note 1)

—

9TAD

132

TACQ

Acquisition Time

——

µs The minimum time is the

amplifier settling time. This

may be used if the “new”

input voltage has not

changed by more than 1 LSb

(i.e., 20.0 mV @ 5.12V) from

the last sampled voltage (as

stated on CHOLD).

134

TGO

Q4 to A/D Clock Start

—

TOSC/2

——

If the A/D clock source is

selected as RC, a time of TCY

is added before the A/D

clock starts. This allows the

SLEEP

instruction to be

executed.

These parameters are characterized but not tested.

†

Data in “Typ” column is at 5V, 25

°C unless otherwise stated. These parameters are for design guidance only

and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

PIC16LF72/P Datasheet(PDF) 107 Page - Microchip Technology

PIC16LF72/P Datasheet(HTML) 107 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL