Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

Preview PDF HTML

STM32F107RC Datasheet(PDF) 68 Page - STMicroelectronics

Part # STM32F107RC
Description  Connectivity line, ARM-based 32-bit MCU with 64/256 KB Flash, USB OTG, Ethernet, 10 timers, 2 CANs, 2 ADCs, 14 communication interfaces
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F107RC Datasheet(HTML) 68 Page - STMicroelectronics

Back Button STM32F107RC Datasheet HTML 64Page - STMicroelectronics STM32F107RC Datasheet HTML 65Page - STMicroelectronics STM32F107RC Datasheet HTML 66Page - STMicroelectronics STM32F107RC Datasheet HTML 67Page - STMicroelectronics STM32F107RC Datasheet HTML 68Page - STMicroelectronics STM32F107RC Datasheet HTML 69Page - STMicroelectronics STM32F107RC Datasheet HTML 70Page - STMicroelectronics STM32F107RC Datasheet HTML 71Page - STMicroelectronics STM32F107RC Datasheet HTML 72Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 95 page
background image
Electrical characteristics
STM32F105xx, STM32F107xx
68/95
Doc ID 15274 Rev 4
CAN (controller area network) interface
Refer to Section 5.3.12: I/O port characteristics for more details on the input/output alternate
function characteristics (CANTX and CANRX).
5.3.16
12-bit ADC characteristics
Unless otherwise specified, the parameters given in Table 51 are derived from tests
performed under the ambient temperature, fPCLK2 frequency and VDDA supply voltage
conditions summarized in Table 9.
Note:
It is recommended to perform a calibration after each power-up.
Table 50.
Dynamics characteristics: Ethernet MAC signals for MII(1)
1. TBD stands for to be determined.
Symbol
Rating
Min
Typ
Max
Unit
tsu(RXD)
Receive data setup time
TBD
TBD
TBD
ns
tih(RXD)
Receive data hold time
TBD
TBD
TBD
ns
tsu(DV)
Data valid setup time
TBD
TBD
TBD
ns
tih(DV)
Data valid hold time
TBD
TBD
TBD
ns
tsu(ER)
Error setup time
TBD
TBD
TBD
ns
tih(ER)
Error hold time
TBD
TBD
TBD
ns
td(TXEN)
Transmit enable valid delay time
13.4
15.5
17.7
ns
td(TXD)
Transmit data valid delay time
12.9
16.1
19.4
ns
Table 51.
ADC characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDDA
Power supply
2.4
3.6
V
VREF+ Positive reference voltage
2.4
VDDA
V
IVREF
Current on the VREF input pin
160(1)
220(1)
µA
fADC
ADC clock frequency
0.6
14
MHz
fS
(2)
Sampling rate
0.05
1
MHz
fTRIG
(2)
External trigger frequency
fADC = 14 MHz
823
kHz
17
1/fADC
VAIN
Conversion voltage range(3)
0 (VSSA or VREF-
tied to ground)
VREF+
V
RAIN
(2)
External input impedance
See Equation 1 and
Table 52 for details
50
kY
RADC
(2)
Sampling switch resistance
1
kY
CADC
(2)
Internal sample and hold capacitor
8
pF
tCAL
(2)
Calibration time
fADC = 14 MHz
5.9
µs
83
1/fADC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com