Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

Preview PDF HTML

CS4294/CS4298 Datasheet(PDF) 43 Page - Cirrus Logic

Part # CS4294/CS4298
Description  Audio Codec ??7 with Headphone Amplifier
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4294/CS4298 Datasheet(HTML) 43 Page - Cirrus Logic

Back Button CS4294/CS4298 Datasheet HTML 39Page - Cirrus Logic CS4294/CS4298 Datasheet HTML 40Page - Cirrus Logic CS4294/CS4298 Datasheet HTML 41Page - Cirrus Logic CS4294/CS4298 Datasheet HTML 42Page - Cirrus Logic CS4294/CS4298 Datasheet HTML 43Page - Cirrus Logic CS4294/CS4298 Datasheet HTML 44Page - Cirrus Logic CS4294/CS4298 Datasheet HTML 45Page - Cirrus Logic CS4294/CS4298 Datasheet HTML 46Page - Cirrus Logic CS4294/CS4298 Datasheet HTML 47Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 66 page
background image
CS4202
DS549PP2
43
5.3
Serial Data Formats
In order to support a wide variety of serial audio
DACs, the CS4202 can transmit serial data in four
different formats. The desired format is selected
through the SDF[1:0] bits in the Serial Port Control
Register (Index 6Ah). All serial ports use the same
serial data format when enabled. In all cases, LR-
CLK will be synchronous with Fs, and SCLK will
be 64 Fs (BIT_CLK/4). Serial data is transitioned by
the CS4202 on the falling edge of SCLK and latched
by the DACs on the next rising edge. Serial data is
shifted out MSB first in all supported formats, but
LRCLK polarity as well as data justification, align-
ment, and resolution vary. Table 14 shows the prin-
cipal characteristics of each serial format.
SDF[1:0]
LRCLK
Polarity
Data
Justification
Data Alignment
(MSB vs. LRCLK)
Data
Resolution
Timing
Diagram
Recommended
DAC
0 0
negative
left justified
1 SCLK delayed
20-bit
Figure 11
CS4334
0 1
positive
left justified
not delayed
20-bit
Figure 12
CS4335
1 0
positive
right justified
not delayed
20-bit
Figure 13
CS4337
1 1
positive
right justified
not delayed
16-bit
Figure 14
CS4338
Table 14. Serial Data Formats and Compatible DACs for the CS4202
LRCK
SCLK
Left Channel
Right Channel
SDATA
+3 +2 +1 LSB
+5 +4
MSB-1-2 -3-4-5
+3 +2 +1 LSB
+5 +4
MSB-1 -2-3-4
Figure 11. Serial Data Format 0 (I2S)
LRCK
SCLK
Left Channel
Right Channel
SDATA
+3 +2 +1 LSB
+5 +4
MSB-1 -2 -3 -4 -5
+3 +2 +1 LSB
+5 +4
MSB-1 -2 -3 -4
Figure 12. Serial Data Format 1 (Left Justified)
LRCK
SCLK
Left Channel
Right Channel
SDATA
65 4 3 210
987
15 14 13 12 11 10
10
65 43210
98 7
15 14 13 12 11 10
17 16
17 16
19 18
19 18
Figure 13. Serial Data Format 2 (Right Justified, 20-bit data)
LRCK
SCLK
Left Channel
Right Channel
SDATA
6
54321
0
98 7
15 14 13 12 11 10
6543 2
1
0
98
7
15 14 13 12 11 10
Figure 14. Serial Data Format 3 (Right Justified, 16-bit data)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com