Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

MSC8152SVT1000B Datasheet(PDF) 40 Page - Freescale Semiconductor, Inc

Part # MSC8152SVT1000B
Description  Dual-Core Digital Signal Processor
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MSC8152SVT1000B Datasheet(HTML) 40 Page - Freescale Semiconductor, Inc

Back Button MSC8152SVT1000B Datasheet HTML 36Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 37Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 38Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 39Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 40Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 41Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 42Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 43Page - Freescale Semiconductor, Inc MSC8152SVT1000B Datasheet HTML 44Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 68 page
background image
MSC8152 Dual-Core Digital Signal Processor Data Sheet, Rev. 1
Electrical Characteristics
Freescale Semiconductor
40
Figure 13 shows the DDR SDRAM output timing diagram.
Figure 14 provides the AC test load for the DDR2 and DDR3 controller bus.
2.6.1.3
DDR2 and DDR3 SDRAM Differential Timing Specifications
This section describes the DC and AC differential timing specifications for the DDR2 and DDR3 SDRAM controller interface.
Figure 15 shows the differential timing specification.
Note:
VTR specifies the true input signal (such as MCK or MDQS) and VCP is the complementary input signal (such as
MCK or MDQS).
Figure 13. DDR SDRAM Output Timing
Figure 14. DDR2 and DDR3 Controller Bus AC Test Load
Figure 15. DDR2 and DDR3 SDRAM Differential Timing Specifications
ADDR/CMD
tDDKHAS, tDDKHCS
tDDKHMH
tDDKLDS
tDDKHDS
MDQ[x]
MDQS[n]
MCK[n]
MCK[n]
tMCK
tDDKLDX
tDDKHDX
D1
D0
tDDKHAX ,tDDKHCX
Write A0
NOOP
tDDKHME
tDDKHMP
Output
Z0 = 50 Ω
RL = 50 Ω
VDDDDR/2
VTR
VCP
GND
GVDD
VOX or VIX
GVDD/2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com