SST49LF020 datasheet(13/38 Pages) SST

13 / 38 page

Advance Information

2 Megabit LPC Flash

SST49LF020

S71175-02-000

5/01

526

FIGURE 4: OUTPUT TIMING PARAMETERS

FIGURE 5: INPUT TIMING PARAMETERS

TABLE 10: INTERFACE MEASUREMENT CONDITION PARAMETERS

Symbol

Value

Units

VTH1

1. The input test environment is done with 0.1 VDD of overdrive over VIH and VIL. Timing parameters must be met with no more over-

drive than this. VMAX specifies the maximum peak-to-peak waveform allowed for measuring input timing. Production testing may use

different voltage values, but must correlate results back to these parameters.

0.6 VDD

VTL1

0.2 VDD

VTEST

0.4 VDD

VMAX1

0.4 VDD

Input Signal Edge Rate

1 V/ns

T10.2 526

TVAL

TOFF

TON

526 ILL F49.1

CLK

LAD [3:0]

(Valid Output Data)

LAD [3:0]

(Float Output Data)

VTEST

VTL

VTH

TSU

TDH

Inputs

Valid

526 ILL F50.1

CLK

LAD [3:0]

(Valid Input Data)

VTEST

VTL

VMAX

VTH

SST49LF020 Datasheet(PDF) 13 Page - Silicon Storage Technology, Inc

SST49LF020 Datasheet(HTML) 13 Page - Silicon Storage Technology, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Download

Link URL