ADS5522IPAP datasheet(17/32 Pages) TI

17 / 32 page

www.ti.com

Input Amplitude − dBFS

−10

−30

−100

−90

−60

−40

−20

−80 −70

−50

−30

−10

SNR(dBFS)

SNR(dBc)

SFDR(dBc)

fIN =150.1MHz

Input Amplitude − dBFS

−10

−30

−100

−90

−60

−40

−20

−80 −70

−50

−30

−10

SNR(dBFS)

SFDR(dBc)

SNR(dBc)

fIN =220.1MHz

Code

2052

2053

2054

2055

2056

2057

2058

2059

DifferentialClock Amplitude − V

0.5

1.5

SFDR

SNR

2.5

fIN =70.1MHz

f − Frequency − MHz

−40

−60

−80

−100

−120

−140

−20

fS =76.8MSPS

fIN =170MHz

ClockDutyCycle − %

SFDR

SNR

fIN =20.1MHz

ADS5522

SBAS320C – MAY 2004 – REVISED FEBRUARY 2007

TYPICAL CHARACTERISTICS (continued)

Typical values given at T

A = 25 C, AVDD = DRVDD = 3.3 V, sampling rate = 80 MSPS, 50% clock duty cycle, 3-Vpp

differential clock, and –1 dBFS differential input, unless otherwise noted

AC PERFORMANCE

vs INPUT AMPLITUDE

Figure 29.

Figure 30.

OUTPUT

AC PERFORMANCE

NOISE HISTOGRAM

vs CLOCK AMPLITUDE

Figure 31.

Figure 32.

WCDMA

AC PERFORMANCE

CARRIER

vs CLOCK DUTY CYCLE

Figure 33.

Figure 34.

Submit Documentation Feedback

ADS5522IPAP Datasheet(PDF) 17 Page - Texas Instruments

ADS5522IPAP Datasheet(HTML) 17 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL