W150 datasheet(6/14 Pages) CYPRESS

6 / 14 page

W150

PRELIMINARY

Writing Data Bytes

Each bit in Data Bytes 0–7 control a particular device function

except for the “reserved” bits which must be written as a logic

0. Bits are written MSB (most significant bit) first, which is bit 7.

Table 5 gives the bit formats for registers located in Data Bytes

0–7.

Table 6 details additional frequency selections that are avail-

able through the serial data interface.

Table 7 details the select functions for Byte 0, bits 1 and 0.

Table 5. Data Bytes 0–5 Serial Configuration Map

Bit(s)

Affected Pin

Control Function

Bit Control

Default

Pin No.

Pin Name

Data Byte 0

7--

(Reserved)

SEL_2

See Table 6

SEL_1

See Table 6

SEL_0

See Table 6

Frequency Table Selection

Frequency Con-

trolled by FS (3:0)

Table 2

Frequency Con-

trolled by SEL (3:0)

Table 6

2--

SEL3

Refer to Table 6

1–0--

Bit 1

Bit 0

Function (See Table 7 for function details)

Normal Operation

(Reserved)

Spread Spectrum On

All Outputs Three-stated

Data Byte 1

7--

6--

5--

4--

SDRAM_F

Clock Output Disable

Low

Active

CPU2

Clock Output Disable

Low

Active

CPU1

Clock Output Disable

Low

Active

CPU_F

Clock Output Disable

Low

Active

Data Byte 2

7--

(Reserved)

PCI_F

Clock Output Disable

Low

Active

PCI5

Clock Output Disable

Low

Active

PCI4

Clock Output Disable

Low

Active

PCI3

Clock Output Disable

Low

Active

PCI2

Clock Output Disable

Low

Active

PCI1

Clock Output Disable

Low

Active

PCI0

Clock Output Disable

Low

Active

Data Byte 3

7--

(Reserved)

6--

(Reserved)

48MHz

Clock Output Disable

Low

Active

24MHz

Clock Output Disable

Low

Active

W150 Datasheet(PDF) 6 Page - Cypress Semiconductor

W150 Datasheet(HTML) 6 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

Datasheet Download

Link URL