| Electronic Components Datasheet Search |
|
PI6LC48L0201LE Datasheet(PDF) 7 Page - Pericom Semiconductor Corporation |
|
|
|||||||||||||||||||||||||||||
PI6LC48L0201LE Datasheet(HTML) 7 Page - Pericom Semiconductor Corporation |
|
7 / 10 page ![]() 7 www.pericom.com PI6LC48L0201 Rev. A 07/23/2013 PI6LC48L0201 2-Output LVDS Networking Clock Generator 100Ω Z = 50Ω o Z = 50Ω o LVDS Buffer VDDO L = 0 ~ 10 in. LVDS Test Circuit Power Supply Filtering Techniques As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter perfor- mance, power supply isolation is required. The PI6LC48L0201 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. VDD, VDDA and VDDO should be individually connected to the power supply plane through vias, and 0.1μF bypass capacitors should be used for each pin. Figure below illustrates this for a generic VDD pin and also shows that VDDA requires that an additional 10Ω resistor along with a 10μF bypass capacitor be connected to the VDDA pin. VDD 0.1µF 0.1µF 10µF 10Ω * 3.3V or 2.5V VDDA * If VDD is 2.5V, the resistor value will be di erent, see app note for details 13-0115 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |