9DBV0731_17 datasheet(7/17 Pages) IDT

7 / 17 page

MARCH 10, 2017

7-OUTPUT 1.8V HCSL FANOUT BUFFER

9DBV0731 DATASHEET

Electrical Characteristics–DIF Low-Power HCSL Outputs

Electrical Characteristics–Current Consumption

TA = TCOM or TIND; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS NOTES

Scope averaging on 3.0V/ns setting

2.3

3.4

4.3

V/ns

1,2,3

Scope averaging on 2.0V/ns setting

1.4

2.2

3.1

V/ns

1,2,3

Slew rate matching

ΔTrf

Slew rate matching, Scope averaging on

1,2,4

Voltage High

VHIGH

660

774

850

Voltage Low

VLOW

-150

150

Max Voltage

Vmax

813

1150

Min Voltage

Vmin

-300

-55

Vswing

Scope averaging off

300

1548

1,2

Crossing Voltage (abs)

Vcross_abs

Scope averaging off

250

404

550

1,5

Crossing Voltage (var)

Δ-Vcross

Scope averaging off

140

1,6

2 Measured from differential waveform

4 Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on

the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the

oscilloscope is to use for the edge rate calculations.

5 Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising

edge (i.e. Clock rising and Clock# falling).

6 The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross

absolute) allowed. The intent is to limit Vcross induced modulation by setting

Δ-Vcross to be smaller than Vcross absolute.

7 660mV Vhigh is the minimum when VDDIO is >= 1.05V +/-5%. If VDDIO is < 1.05V +/-5%, the minimum Vhigh will be VDDIOmin -

250mV. For example for VDDIO = 0.9V +/-5%, VHIGHmin will be 860mV - 250mV = 610mV.

Statistical measurement on single-ended signal

using oscilloscope math function. (Scope

Measurement on single ended signal using

absolute value. (Scope averaging off)

1Guaranteed by design and characterization, not 100% tested in production. C

L = 2pF with RS = 33Ω for Zo = 50Ω (100Ω differential

trace impedance).

3 Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around

differential 0V.

Slew rate

Trf

TA = TCOM or TIND; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

NOTES

IDDAOP

VDDR @100MHz

2.5

IDDDOP

VDDIG, All outputs @100MHz

4.6

IDDIOOP

VDD1.8+VDDIO, All outputs @100MHz

IDDPD

VDDR, CKPWRGD_PD# = 0

0.4

0.7

1, 2

IDDDZ

VDDDIG, CKPWRGD_PD# = 0

0.4

0.8

1, 2

IDDIODZ

VDD1.8+VDDIO, CKPWRGD_PD# = 0

0.0

0.1

1, 2

1 Guaranteed by design and characterization, not 100% tested in production.

2 Input clock stopped.

Operating Supply Current

Powerdown Current

9DBV0731 Datasheet(PDF) 7 Page - Integrated Device Technology

9DBV0731 Datasheet(HTML) 7 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

Datasheet Download

Link URL