| Electronic Components Datasheet Search |
|
SC4612STRT Datasheet(PDF) 13 Page - Semtech Corporation |
|
|
|||||||||||||||||||||||||||||
SC4612STRT Datasheet(HTML) 13 Page - Semtech Corporation |
|
13 / 24 page ![]() 13 2007 Semtech Corp. www.semtech.com SC4612 POWER MANAGEMENT The design guidelines are as following: 1. Set the loop gain crossover frequency w C for given switching frequency. 2. Place an integrator at the origin to increase DC and low frequency gains. 3. Select w Z1 and wZ2 such that they are placed near wO to dampen peaking; the loop gain should cross 0dB at a rate of -20dB/dec. 4. Cancel w ESR with compensation pole wP1 (wP1 = wESR ). 5. Place a high frequency compensation pole w P2 at half the switching frequency to get the maximum attenuation of the switching ripple and the high frequency noise with adequate phase lag at w C. Application Information (Cont.) 0dB Gd T ωZ1 ω Z2 p1 p2 c ESR ω o ω ω ω ω Loop gain T(s) Figure 2. Simplified asymptotic diagram of buck power stage and its compensated loop gain. Table 1 0 100 200 300 400 500 600 700 800 900 1000 1100 1200 0 100 200 300 400 500 600 700 800 900 1000 1100 1200 Frequency, (kHz) Switching Frequency, F SW vs. COSC. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |