Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

M1725G-S14-R Datasheet(PDF) 9 Page - Unisonic Technologies

Part # M1725G-S14-R
Description  16-BIT,96KHZ STEREO AUDIO D/A CONVERTER
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  UTC [Unisonic Technologies]
Direct Link  http://www.utc-ic.com
Logo UTC - Unisonic Technologies

M1725G-S14-R Datasheet(HTML) 9 Page - Unisonic Technologies

Back Button M1725G-S14-R Datasheet HTML 2Page - Unisonic Technologies M1725G-S14-R Datasheet HTML 3Page - Unisonic Technologies M1725G-S14-R Datasheet HTML 4Page - Unisonic Technologies M1725G-S14-R Datasheet HTML 5Page - Unisonic Technologies M1725G-S14-R Datasheet HTML 6Page - Unisonic Technologies M1725G-S14-R Datasheet HTML 7Page - Unisonic Technologies M1725G-S14-R Datasheet HTML 8Page - Unisonic Technologies M1725G-S14-R Datasheet HTML 9Page - Unisonic Technologies M1725G-S14-R Datasheet HTML 10Page - Unisonic Technologies  
Zoom Inzoom in Zoom Outzoom out
 9 / 10 page
background image
M1725
CMOS IC
UNISONICTECHNOLOGIESCO.,LTD
9 of 10
www.unisonic.com.tw
QW-R502-427.A
FUNCTIONAL DESCRIPTION
SYSTEM CLOCK
The system clock (SCKI) must be either 256 fS or 384 fS, where fS is the audio sampling frequency (LRCIN),typically
32kHz, 44.1kHz or 48kHz. The system clock is used to operate the digital filter and the noise shaper. Timing
conditions for SCKI are shown in Figure4.
M1725
includes a system clock detection circuit which auto-matically detects the frequency, either 256 fS or 384 fS.
The system clock should be synchronized with LRCIN,but M1725 can compensate for phase differences. If the
phase difference between LRCIN and system clock is greater than ±6 bit clocks (BCKIN), the synchronization is
performed automatically. The analog outputs are forced to a bipolar zero state (VCC/2) during the synchronization
function. The typical system clock frequency inputs vs sampling rate for the M1725 is shown below.
SYSTEM CLOCK FREQUENCY(MHz)
SAMPLING RATE(LRCIN)(kHz)
256 fS
384 fS
32
8.192
12.288
44.1
11.2896
16.934
48
12.288
18.432
INPUT DATA FORMAT
M1725
can accept input data in either normal (MSB-first, right-justified) or I
2S format by applying LOW or HIGH
voltage level on FORMAT-pin.
FORMAT
INPUT DATA FORMAT SELECTED
Low
Normal Format (MSB-first, right-justified)
High
I2S Format (Philips serial data protocol)
DE-EMPHASIS CONTROL
DM-pin enables M1725’s de-emphasis function. De-emphasis operates only at 44.1kHz.
DM
DE-EMPHASIS FUNCTION SELECTED
Low
De-emphasis ON (44.1kHz)
High
De-emphasis OFF
RESET
M1725
includes an internal power-on reset circuit. The power-on reset initializes and has an initialization period
equal to 1024 system clock periods after VCC>2.2V. During the initialization period, the DAC outputs are invalid, and
the analog outputs are forced to VCC/2.



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com