LQFP64 datasheet(59/79 Pages) STMICROELECTRONICS

Part #	LQFP64

Description	Low-density access line, ARM-based 32-bit MCU with 16 or 32 KB Flash, 5 timers, ADC and 4 communication interfaces

PDF	79 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

59 / 79 page

STM32F101x4, STM32F101x6

Electrical characteristics

Doc ID 15058 Rev 5

59/79

Table 39.

I2C characteristics

Symbol

Parameter

Standard mode I2C(1)

Guaranteed by design, not tested in production.

Fast mode I2C(1)(2)

fPCLK1 must be higher than 2 MHz to achieve standard mode I

2C frequencies. It must be higher than

4 MHz to achieve fast mode I2C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz

maximum I2C fast mode clock.

Unit

Min

Max

Min

Max

tw(SCLL)

SCL clock low time

4.7

1.3

µs

tw(SCLH)

SCL clock high time

4.0

0.6

tsu(SDA)

SDA setup time

250

100

th(SDA)

SDA data hold time

0(3)

The maximum hold time of the Start condition has only to be met if the interface does not stretch the low

period of SCL signal.

0(4)

The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the

undefined region of the falling edge of SCL.

900(3)

tr(SDA)

tr(SCL)

SDA and SCL rise time

1000

20+0.1Cb

300

tf(SDA)

tf(SCL)

SDA and SCL fall time

300

th(STA)

Start condition hold time

4.0

0.6

µs

tsu(STA)

Repeated Start condition setup

time

4.7

0.6

tsu(STO)

Stop condition setup time

4.0

0.6

µs

tw(STO:STA)

Stop to Start condition time (bus

free)

4.7

1.3

µs

Capacitive load for each bus line

400

LQFP64 Datasheet(PDF) 59 Page - STMicroelectronics

LQFP64 Datasheet(HTML) 59 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Datasheet Download

Link URL