Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

AM6548BACDXEAF Datasheet(PDF) 218 Page - Texas Instruments

Click here to check the latest version.
Part # AM6548BACDXEAF
Description  AM654x, AM652x Sitara??Processors Silicon Revision 2.1
PDF  282 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM6548BACDXEAF Datasheet(HTML) 218 Page - Texas Instruments

Back Button AM6548BACDXEAF Datasheet HTML 214Page - Texas Instruments AM6548BACDXEAF Datasheet HTML 215Page - Texas Instruments AM6548BACDXEAF Datasheet HTML 216Page - Texas Instruments AM6548BACDXEAF Datasheet HTML 217Page - Texas Instruments AM6548BACDXEAF Datasheet HTML 218Page - Texas Instruments AM6548BACDXEAF Datasheet HTML 219Page - Texas Instruments AM6548BACDXEAF Datasheet HTML 220Page - Texas Instruments AM6548BACDXEAF Datasheet HTML 221Page - Texas Instruments AM6548BACDXEAF Datasheet HTML 222Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 218 / 282 page
background image
MMC[ ]_CLK
x
MMC
CMD
[ ]_
x
MMC
DAT
[ _
[3:0]
x]
SDR255
SDR257
SDR256
SDR258
SDR259
SDR258
SDR259
Figure 7-79. eMMC/SD/SDIO in - SDR25, 1.8-V High-Speed SDR - Transmitter Mode
7.9.5.16.1.5 UHS-I DDR50 Mode
Table 7-61 and Table 7-62 present Timing requirements and Switching characteristics for MMCi - DDR50, 1.8-V
and 3.3-V High-Speed DDR in receiver and transmitter mode (see Figure 7-80 and Figure 7-81).
Table 7-61. MMCi - 1.8-V, 3.3-V High-Speed DDR Timing Requirements
NO.(1)
PARAMETER(2)
MIN
MAX
UNIT
DDR505
tsu(cmdV-clkH)
Setup time, MMCi_CMD valid before MMCi_CLK rising clock edge
8.08
ns
DDR506
th(clkH-cmdV)
Hold time, MMCi_CMD valid after MMCi_CLK rising clock edge
1.99
ns
DDR507
tsu(dV-clk)
Setup time, MMCi_DAT[j:0] valid before MMCi_CLK transition
2.59
ns
DDR508
th(clk-dV)
Hold time, MMCi_DAT[j:0] valid after MMCi_CLK transition
1.75
ns
(1)
j in [j:0] is equal to 7 (for MMC0).
(2)
Timing requirements for 50 MHz DDR is only applicable when interfacing with JEDEC eMMC devices. Tuning should be done if
interfacing to SD/SDIO devices.
Table 7-62. MMCi - DDR50, 1.8-V/3.3-V High-Speed DDR Switching Characteristics
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
DDR500
fop(clk)
Operating frequency, MMCi_CLK
40
MHz
DDR501
tw(clkH)
Pulse duration, MMCi_CLK high
11.58
ns
DDR502
tw(clkL)
Pulse duration, MMCi_CLK low
11.58
ns
DDR503
td(clk-cmdV)
Delay time, MMCi_CLK rising clock edge to MMCi_CMD transition
3.32
18.06
ns
DDR504
td(clk-dV)
Delay time, MMCi_CLK transition to MMCi_DAT[j:0] transition
2.82
8.87
ns
Figure 7-80. eMMC/SD/SDIO - High-Speed DDR - Receive Mode
AM6548, AM6528, AM6526
SPRSP52B – DECEMBER 2019 – REVISED JUNE 2021
www.ti.com
218
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: AM6548 AM6528 AM6526



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com