Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

Preview PDF HTML

AS3689 Datasheet(PDF) 56 Page - ams-OSRAM AG

Part # AS3689
Description  Flexible Lighting Management
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSOSRAM [ams-OSRAM AG]
Direct Link  https://ams-osram.com/
Logo AMSOSRAM - ams-OSRAM AG

AS3689 Datasheet(HTML) 56 Page - ams-OSRAM AG

Back Button AS3689 Datasheet HTML 52Page - ams-OSRAM AG AS3689 Datasheet HTML 53Page - ams-OSRAM AG AS3689 Datasheet HTML 54Page - ams-OSRAM AG AS3689 Datasheet HTML 55Page - ams-OSRAM AG AS3689 Datasheet HTML 56Page - ams-OSRAM AG AS3689 Datasheet HTML 57Page - ams-OSRAM AG AS3689 Datasheet HTML 58Page - ams-OSRAM AG AS3689 Datasheet HTML 59Page - ams-OSRAM AG AS3689 Datasheet HTML 60Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 72 page
background image
AS3689
austriami crosyst ems
Datasheet, Confidential
www.austriamicrosystems.com (mlg, ptr)
Revision 1.0.2 / 20070115
54 - 70
Addr: 26h
ADC_control
This register input source selection and initialization of ADC.
Bit
Bit Name
Default
Access
Description
001101 (0Dh) = CURR33
001110 (0Eh) = CURR41
001111 (0Fh) = CURR42
010000 (10h) = CURR43
010001 (11h) = CURR51
010010 (12h) = CURR52
010011 (13h) = CURR6
010100 (14h) = VBAT2
010101 (15h) = CP_OUT
010110 (16h) = DCDC_FB
010111 (17h) = ADCTEMP_CODE (junction temperature)
011xxx, 1xxxxx = reserved
6
NA
7
start_conversion
N/A
W
Writing a 1 into this bit starts one ADC conversion cycle.
Notes:
1.
See Table ‘ADC Input Ranges, Compliances and Resolution’ for ADC ranges and possible
Addr: 2Ch
GPIO current
controls the output current of pin GPIO (e.g. for light sensor)
Bit
Bit Name
Default
Access
Description
3:1
gpio_curr
000
R/W
000 off
001 2uA
010 4uA
…
111 14uA
Figure 30 – ADC Pin Connections
10bit SAR
ADC
V2_5
D9:D0
result_not_ready
CURR6
DCDC_FB
vtemp
CURR2
CURR1
180k
120k
CURR32
CURR33
VBAT
CURR31
CURR30
VCP
nc
adc_select
Control
start_conversion
1MHz
GPI
GPIO
RGB3
RGB2
RGB1
CURR43
CURR51
CURR42
CURR41
CURR52
7.8
Power-On Reset
The internal reset is controlled by two sources:
VBAT2 Supply
VDD_GPIO Voltage
If one of the voltages is lower than its limit, the internal reset is forced.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com