Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

Preview PDF HTML

DAC3154 Datasheet(PDF) 6 Page - Pan Jit International Inc.

Part # DAC3154
Description  Dual 12-/10-Bit 500 MSPS Digital-to-Analog Converters
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PANJIT [Pan Jit International Inc.]
Direct Link  http://www.panjit.com.tw
Logo PANJIT - Pan Jit International Inc.

DAC3154 Datasheet(HTML) 6 Page - Pan Jit International Inc.

Back Button DAC3154 Datasheet HTML 2Page - Pan Jit International Inc. DAC3154 Datasheet HTML 3Page - Pan Jit International Inc. DAC3154 Datasheet HTML 4Page - Pan Jit International Inc. DAC3154 Datasheet HTML 5Page - Pan Jit International Inc. DAC3154 Datasheet HTML 6Page - Pan Jit International Inc. DAC3154 Datasheet HTML 7Page - Pan Jit International Inc. DAC3154 Datasheet HTML 8Page - Pan Jit International Inc. DAC3154 Datasheet HTML 9Page - Pan Jit International Inc. DAC3154 Datasheet HTML 10Page - Pan Jit International Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 46 page
background image
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
DACCLKP
DACCLKN
ALIGNP
ALIGNN
SYNCP
SYNCN
VFUSE
(MSB) D11P
D11N
D10P
D10N
D9P
D9N
D8P
D8N
D1P
TXENABLE
ALARM
SDO
IOVDD
SDIO
SCLK
SDENB
RESETB
NC
NC
NC
NC
D0N
D0P (LSB)
D1N
GND PAD (backside)
DAC3164
CLKVDD18
DAC3154
DAC3164
SLAS960 – MAY 2013
www.ti.com
PINOUT – DAC3164
PIN ASSIGNMENT TABLE – DAC3164
PIN
I/O
DESCRIPTION
NAME
NO.
CONTROL/SERIAL
SCLK
43
I
Serial interface clock. Internal pull-down.
SDENB
42
I
Serial interface clock. Internal pull-up.
SDIO
44
I/O
Bi-directional serial data in 3 pin mode (default). In 4-pin interface mode (register XYZ), the SDIO pin
in an input only. Internal Pull-down.
SDO
46
O
Uni-directional serial interface data in 4 pin mode (register XYZ). The SDO pin is tri-stated in 3-pin
interface mode (default). Internal Pulldown.
RESETB
41
I
Serial interface reset input. Active low. Initialized internal registers during high to low transition.
Assynchronous. Internal pull-up.
ALARM
47
O
CMOS output for ALARM condition.
TXENABLE
48
I
Transmit enable active high input. TXENABLE must be high for the DATA to the DAC to be enabled.
When TXENABLE is low, the digital logic section is forced to all 0, and any input data is ignored.
Internal pull-down.
SLEEP
49
I
Puts device in sleep, active high. Internal pull-down.
6
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: DAC3154 DAC3164



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com