Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

PIC24FJ64GA Datasheet(PDF) 14 Page - Microchip Technology

Part # PIC24FJ64GA
Description  PIC24FJXXXGA0XX Flash Programming Specification
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC24FJ64GA Datasheet(HTML) 14 Page - Microchip Technology

Back Button PIC24FJ64GA Datasheet HTML 10Page - Microchip Technology PIC24FJ64GA Datasheet HTML 11Page - Microchip Technology PIC24FJ64GA Datasheet HTML 12Page - Microchip Technology PIC24FJ64GA Datasheet HTML 13Page - Microchip Technology PIC24FJ64GA Datasheet HTML 14Page - Microchip Technology PIC24FJ64GA Datasheet HTML 15Page - Microchip Technology PIC24FJ64GA Datasheet HTML 16Page - Microchip Technology PIC24FJ64GA Datasheet HTML 17Page - Microchip Technology PIC24FJ64GA Datasheet HTML 18Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 52 page
background image
PIC24FJXXXGA0XX
DS39768D-page 14
© 2008 Microchip Technology Inc.
3.2.2
REGOUT SERIAL INSTRUCTION
EXECUTION
The REGOUT control code allows for data to be
extracted from the device in ICSP mode. It is used to
clock the contents of the VISI register, out of the device,
over the PGDx pin. After the REGOUT control code is
received, the CPU is held Idle for 8 cycles. After these
8 cycles, an additional 16 cycles are required to clock the
data out (see Figure 3-3).
The REGOUT code is unique because the PGDx pin is
an input when the control code is transmitted to the
device. However, after the control code is processed,
the PGDx pin becomes an output as the VISI register is
shifted out.
FIGURE 3-3:
REGOUT SERIAL EXECUTION
Note 1: After the contents of VISI are shifted out,
the
PIC24FJXXXGA0XX
device
maintains PGDx as an output until the
first rising edge of the next clock is
received.
2: Data changes on the falling edge and
latches on the rising edge of PGCx. For
all
data
transmissions,
the
Least
Significant bit (LSb) is transmitted first.
12
3
4
1
2
7
8
PGCx
P4
PGDx
PGDx = Input
Execute Previous Instruction,
CPU Held in Idle
Shift Out VISI Register<15:0>
P5
PGDx = Output
12
3
12
3
4
P4A
11
13
15
16
14
12
No Execution Takes Place,
Fetch Next Control Code
0
00
0
0
PGDx = Input
MSb
123
4
1
45
6
LSb
14
13
12
...
11
10
0
Fetch REGOUT Control Code
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com