Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

STM32U535NET3QTR Datasheet(PDF) 81 Page - STMicroelectronics

Part # STM32U535NET3QTR
Description  Ultra-low-power Arm® Cortex®-M33 MCUTrustZone®FPU,240 DMIPS, up to 512 KB flash memory, 274 KB SRAM
PDF  278 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32U535NET3QTR Datasheet(HTML) 81 Page - STMicroelectronics

Back Button STM32U535NET3QTR Datasheet HTML 77Page - STMicroelectronics STM32U535NET3QTR Datasheet HTML 78Page - STMicroelectronics STM32U535NET3QTR Datasheet HTML 79Page - STMicroelectronics STM32U535NET3QTR Datasheet HTML 80Page - STMicroelectronics STM32U535NET3QTR Datasheet HTML 81Page - STMicroelectronics STM32U535NET3QTR Datasheet HTML 82Page - STMicroelectronics STM32U535NET3QTR Datasheet HTML 83Page - STMicroelectronics STM32U535NET3QTR Datasheet HTML 84Page - STMicroelectronics STM32U535NET3QTR Datasheet HTML 85Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 278 page
background image
DS14217 Rev 1
81/278
STM32U535xx
Functional overview
84
•
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit
•
Peripheral with large configurability and flexibility allowing to target as example the
following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC’97 and
SPDIF out
•
Up to 16 slots available with configurable size and with the possibility to select which
ones are active in the audio frame
•
Number of bits by frame may be configurable
•
Frame synchronization active level configurable (offset, bit length, level)
•
First active bit position in the slot is configurable
•
LSB first or MSB first for data transfer
•
Mute mode
•
Stereo/mono audio frame capability
•
Communication clock strobing edge configurable (SCK)
•
Error flags with associated interrupts if enabled respectively
–
Overrun and underrun detection
–
Anticipated frame synchronization signal detection in Slave mode
–
Late frame synchronization signal detection in Slave mode
–
Codec not ready for the AC’97 mode in reception
•
Interruption sources when enabled:
–Errors
–
FIFO requests
•
DMA interface with two dedicated channels to handle access to the dedicated
integrated FIFO of each SAI audio sub-block.
3.42
Secure digital input/output and MultiMediaCards interface
(SDMMC)
The SDMMC (SD/SDIO embedded MultiMediaCard e•MMC™ host interface) provides
an interface between the AHB bus and SD memory cards, SDIO cards and e•MMC devices.
Table 23. SAI implementation
SAI features(1)
1. X: supported
SAI1
I2S, LSB or MSB-justified, PCM/DSP, TDM, AC’97
X
Mute mode
X
Stereo/mono audio frame capability.
X
16 slots
X
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit
X
FIFO size
X (8 words)
SPDIF
X
PDM
X



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com