AT80C51RA2-RLSIV datasheet(31/85 Pages) IRF

31 / 85 page

4188E–8051–08/06

AT/TS8xC51Rx2

Figure 6-7.

PCA Compare Mode and PCA Watchdog Timer

Before enabling ECOM bit, CCAPnL and CCAPnH should be set with a non zero value, other-

wise an unwanted match could happen. Writing to CCAPnH will set the ECOM bit.

Once ECOM set, writing CCAPnL will clear ECOM so that an unwanted match doesn’t occur

while modifying the compare value. Writing to CCAPnH will set ECOM. For this reason, user

software should write CCAPnL first, and then CCAPnH. Of course, the ECOM bit can still be

controlled by accessing to CCAPMn register.

6.3.3

High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a

match occurs between the PCA counter and the module's capture registers. To activate this

mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (See Figure 6-

8).

A prior write must be done to CCAPnL and CCAPnH before writing the ECOMn bit.

CCAPnH

CCAPnL

ECOMn

CCAPMn, n = 0 to 4

0xDA to 0xDE

CAPNn MATn TOGn PWMn ECCFn

CAPPn

16 bit comparator

Match

CCON

0xD8

PCA IT

Enable

PCA counter/timer

RESET *

CIDL

CPS1

CPS0

ECF

CMOD

0xD9

WDTE

* Only for Module 4

Reset

Write to

CCAPnL

Write to

CCAPnH

CCF2

CCF1

CCF0

CCF3

CCF4

AT80C51RA2-RLSIV Datasheet(PDF) 31 Page - International Rectifier

AT80C51RA2-RLSIV Datasheet(HTML) 31 Page - International Rectifier

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

Datasheet Download

Link URL