 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AT80C51RA2-RLSIV Datasheet(PDF) 68 Page - International Rectifier |
|
|
|||||||||||||||||||||||||||||
AT80C51RA2-RLSIV Datasheet(HTML) 68 Page - International Rectifier |
|
|
68 / 85 page  68 4188E–8051–08/06 AT/TS8xC51Rx2 Figure 11-8. External Data Memory Read Cycle 11.5.7 Serial Port Timing - Shift Register Mode Table 11-10. AC Parameters for a Fix Clock Symbol Parameter T XLXL Serial port clock cycle time T QVHX Output data set-up to clock rising edge T XHQX Output data hold after clock rising edge T XHDX Input data hold after clock rising edge T XHDV Clock rising edge to input data valid ALE PSEN RD PORT 0 PORT 2 A0-A7 DATA IN ADDRESS OR SFR-P2 T AVWL T LLWL T RLAZ ADDRESS A8-A15 OR SFR P2 T RHDZ T WHLH TRLRH T LLDV T RHDX TAVDV T LLAX TRLDV Speed -M 40 MHz -V X2 mode 30 MHz 60 MHz equiv. -V standard mode 40 MHz -L X2 mode 20 MHz 40 MHz equiv. -L standard mode 30 MHz Units Symbol Min Max Min Max Min Max Min Max Min Max TXLXL 300 200 300 300 400 ns TQVHX 200 117 200 200 283 ns TXHQX 30 13 30 30 47 ns TXHDX 0000 0 ns TXHDV 117 34 117 117 200 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Indian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
