| Electronic Components Datasheet Search |
|
AN3023 Datasheet(PDF) 8 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN3023 Datasheet(HTML) 8 Page - STMicroelectronics |
|
8 / 23 page ![]() Summary of the features AN3023 8/23 Doc ID 16113 Rev 1 ADC2 Resolution — — 10-bit Programmable prescaler — — fMASTER divided by 2 to 18 Operating modes — — Single or continuous mode Clock speed — —fADC = 1 to 4 MHz ADC input range — —VSSA = VIN = VDDA Conversion speed — — min. 3.5 µs @ 4 MHz fADC Number of input channels — —12 Triggers — — Timer1 and Timer2 Data format — — left or right alignment ADC interrupt — — EOC and AWD Analog watchdog — —Yes Schmitt trigger enable/disable — —Yes Synchronization mechanism between ADC and ADC2 — —Yes Analog zooming — —— 1. For feature details, refer to the STM8A reference manual and the device datasheet. 2. Die information is stored in Chip ID registers. Refer to the reference manual for further details. Table 1. ADC and ADC2 features on different devices(1) (continued) Module Features Parameter 32 KB die based(2) 128 KB die based(2) 256 KB die based(2) |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |