12ASX2 datasheet(22/147 Pages) INFINEON

22 / 147 page

EiceDRIVER

™ SIL

1EDI2002AS

Functional Description

Datasheet

Rev. 3.1, 2015-07-30

Hardware Description

2.4.3

PWM Input Stage

The PWM input stage generates from the external signals INP, INSTP and EN/FEN the turn-on and turn-off

commands to the secondary side. The general structure of the PWM input block is shown Figure 2-3.

Figure 2-3 PWM Input Stage

Signals INP, INSTP and EN/FEN are pseudo-differential, in the sense that they are not referenced to the common

ground GND1 but to signal REF0. This is intended to make the device more robust against ground bouncing

effects.

Note: Glitches shorter than t

INPR1occurring at signal INP are filtered internally.

Note: Pulses at INP below t

INPPD might be distorted or suppressed.

The 1EDI2002AS supports non-inverted PWM signals only. When a High level on pin INP is detected while signals

INSTP and EN/FEN are valid, a turn-on command is issued to the secondary chip. A Low level at pin INP issues

a turn-off command to the secondary chip.

Signal EN/FEN can inhibit turn-on commands received at pin INP. A valid signal EN/FEN is required in order to

have turn-on commands issued to the secondary chip. If an invalid signal is provided, the PWM input stage issues

constantly turn-off commands to the secondary chip. The functionality of signal EN/FEN is detailed in

Chapter 2.4.8.

Note: After an invalid-to valid-transition of signal EN/FEN, a minimum delay of t

INPEN should be inserted before

turning INP on.

As shown in Figure 2-4, signal INSTP provides a Shoot-Through Protection (STP) to the system. When signal at

pin INSTP is at High level, the internal signal inhibit_act is activated. The inhibition time is defined as the pulse

duration of signal inhibit_act. It corresponds to the pulse duration of signal INSTP to which a minimum dead time

is added. During the inhibition time, rising edges of signal INP are inhibited. Bit PSTAT2.STP is set for the duration

of the inhibition time.

The deadtime is programmable with bit field PCFG2.STPDEL.

REF0

VCC1

INP

INSTP

pwm_cmd

en_valid

inhibit _act.

12ASX2 Datasheet(PDF) 22 Page - Infineon Technologies AG

12ASX2 Datasheet(HTML) 22 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL