STM32C011F6U6 datasheet(19/94 Pages) STMICROELECTRONICS

19 / 94 page

DS13866 Rev 3

19/94

STM32C011x4/x6

Functional overview

ISR then start of a pending lower-priority ISR, the unnecessary processor context

unstacking and stacking is skipped. This reduces latency and contributes to power

efficiency.

Features of the NVIC:

•

Low-latency interrupt processing

•

4 priority levels

•

Handling of a non-maskable interrupt (NMI)

•

Handling of 32 maskable interrupt lines

•

Handling of 10 Cortex-M0+ exceptions

•

Later-arriving higher-priority interrupt processed first

•

Tail-chaining

•

Interrupt vector retrieval by hardware

3.13.2

Extended interrupt/event controller (EXTI)

The extended interrupt/event controller adds flexibility in handling physical line events and

allows identifying wake-up events at processor wakeup from Stop mode.

The EXTI controller has a number of channels, of which some with rising, falling or rising,

and falling edge detector capability. Any GPIO and a few peripheral signals can be

connected to these channels.

The channels can be independently masked.

The EXTI controller can capture pulses shorter than the internal clock period.

A register in the EXTI controller latches every event even in Stop mode, which allows the

software to identify the origin of the processor's wake-up from Stop mode or, to identify the

GPIO and the edge event having caused an interrupt.

3.14

Analog-to-digital converter (ADC)

A native 12-bit analog-to-digital converter is embedded into STM32C011x4/x6 devices. The

ADC has up to 13 external channels and 2 internal channels (temperature sensor, voltage

reference). It performs conversions in single-shot or scan mode. In scan mode, automatic

conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling

rate of 2.5 MSps even with a low CPU speed. An auto-shutdown function guarantees that

the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate in the whole VDD supply

range.

An analog watchdog feature allows very precise monitoring of the converted voltage of one,

some or all scanned channels. An interrupt is generated when the converted voltage is

outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to

the ADC start triggers, to allow the application to synchronize A/D conversions with timers.

STM32C011F6U6 Datasheet(PDF) 19 Page - STMicroelectronics

STM32C011F6U6 Datasheet(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

Datasheet Download

Link URL