Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

AD629ARZ-R7 Datasheet(PDF) 4 Page - Analog Devices

Part # AD629ARZ-R7
Description  High Common-Mode Voltage, Difference Amplifier
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD629ARZ-R7 Datasheet(HTML) 4 Page - Analog Devices

  AD629ARZ-R7 Datasheet HTML 1Page - Analog Devices AD629ARZ-R7 Datasheet HTML 2Page - Analog Devices AD629ARZ-R7 Datasheet HTML 3Page - Analog Devices AD629ARZ-R7 Datasheet HTML 4Page - Analog Devices AD629ARZ-R7 Datasheet HTML 5Page - Analog Devices AD629ARZ-R7 Datasheet HTML 6Page - Analog Devices AD629ARZ-R7 Datasheet HTML 7Page - Analog Devices AD629ARZ-R7 Datasheet HTML 8Page - Analog Devices AD629ARZ-R7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
AD629
Rev. B | Page 4 of 16
ABSOLUTE MAXIMUM RATINGS
Table 2.
Parameter
Rating
Supply Voltage, VS
±18 V
Internal Power Dissipation1
8-Lead PDIP (N)
See Figure 4
8-Lead SOIC (R)
See Figure 4
Input Voltage Range, Continuous
±300 V
Common-Mode and Differential, 10 sec
±500 V
Output Short-Circuit Duration
Indefinite
Pin 1 and Pin 5
–VS − 0.3 V to +VS + 0.3 V
Maximum Junction Temperature
150°C
Operating Temperature Range
−55°C to +125°C
Storage Temperature Range
−65°C to +150°C
Lead Temperature (Soldering 60 sec)
300°C
1 Specification is for device in free air:
8-Lead PDIP, θJA = 100°C/W;
8-Lead SOIC, θJA = 155°C/W.
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
AMBIENT TEMPERATURE (°C)
2.0
1.5
1.0
0.5
0
–50 –40 –30 –20 –10 0
10 20 30 40 50 60 70 80 90
8-LEAD SOIC
TJ = 150°C
8-LEAD PDIP
Figure 4. Maximum Power Dissipation vs. Temperature for SOIC and PDIP
ESD CAUTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com