| Electronic Components Datasheet Search |
|
ADIN3310BBCZ Datasheet(PDF) 13 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADIN3310BBCZ Datasheet(HTML) 13 Page - Analog Devices |
|
13 / 86 page ![]() Data Sheet ADIN3310/ADIN6310 TIMING CHARACTERISTICS analog.com Rev. A | 13 of 86 POWER-UP, POWER-DOWN, AND RESET TIMING Table 2. Power-Up Timing1, 2 Parameter Description Min Typ Max Unit tRAMP Power supply ramp time3 0.1 40 ms t1 Time from last power supply being applied to crystal settling 3 ms t2 Time from last supply being applied to RESET_N released 100 μs t3 RESET_N rise time 100 ns t4 Strap input setup time to RESET_N release 5 μs t5 Strap input hold time to RESET_N release 2 μs t6 RESET_N low time 10 μs t7 RESET_N low prior to supplies powering down 10 μs t8 RESET_N release to SPI interface available4 230 310 ms RESET_N release to the RGMII MAC interface available. 270 350 ms 1 Specifications may be subject to change. 2 No specific power sequence is required; however, the preferred sequence has VDDCORE applied last and removed first. Example ordering sequence is VDD3P3 → VDDIO_A → VDDCORE and this order is reversed when powering down. 3 Applies to all supply rails. 4 Includes bootloader and software configuration time. Figure 3. Power-Up, Power-Down, and Reset Timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |