AD7997 datasheet(20/32 Pages) AD

20 / 32 page

AD7997/AD7998

Rev. 0 | Page 20 of 32

CONVERSION RESULT REGISTER

The conversion result register is a 16-bit, read-only register that

stores the conversion result from the ADC in straight binary

format. A 2-byte read is necessary to read data from this register.

Table 13 shows the contents of the first byte to be read from the

AD7997/AD7998, and Table 14 shows the contents of the second

byte to be read.

Table 13. Conversion Value Register (First Read)

D15

D14

D13

D12

D11

D10

Alert_Flag

CH ID2

CH ID1

CH ID0

M S B

B10

Table 14. Conversion Value Register (Second Read)

The AD7997/AD7998 conversion result consists of an Alert_Flag

bit, three channel identifier bits, and the 10- and 12-bit data

result (MSB first). For the AD7997, the 2 LSBs (D1 and D0) of

the second read contain two 0s. The three channel identification

bits can be used to identify to which of the eight analog input

channels the conversion result corresponds.

The Alert_Flag bit indicates whether the conversion result being

read or any other channel result has violated the limit registers

associated with it. If an ALERT occurs, the master can read the

ALERT status register to obtain more information on where the

ALERT occurred.

LIMIT REGISTERS

The AD7997/AD7998 have four pairs of limit registers. Each

pair stores high and low conversion limits for the first four

analog input channels, CH1 to CH4. Each pair of limit registers

has one associated hysteresis register. All 12 registers are 16 bits

wide; only the 12 LSBs of the registers are used for the AD7997

and AD7998. For the AD7997, the 2 LSBs, D1 and D0 in these

registers, should contain 0s. On power-up, the contents of the

DATAHIGH register for each channel is full scale, while the

contents of the DATALOW registers is zero scale by default. The

AD7997/AD7998 signal an alert (in either hardware, software,

or both depending on configuration) if the conversion result

moves outside the upper or lower limit set by the limit registers.

There are no limit registers or hysteresis registers associated

with CH5 to CH8.

DATAHIGH Register CH1/CH2/CH3/CH4

The DATAHIGH registers for CH1 to CH 4 are 16-bit read/write

registers; only the 12 LSBs of each register are used. This

and/or the Alert_Flag bit in the conversion result register. If the

value in the conversion result register is greater than the value

in the DATAHIGH register, an ALERT occurs for that channel.

When the conversion result returns to a value at least N LSBs

below the DATAHIGH register value, the ALERT output pin and

Alert_Flag bit are reset. The value of N is taken from the

hysteresis register associated with that channel. The ALERT pin

can also be reset by writing to Bits D2 and D1 in the

configuration register. For the AD7997, D1 and D0 of the

DATAHIGH register should contain 0s.

Table 15. DATAHIGH Register (First Read/Write)

D15

D14

D13

D12

D11

D10

B11

B10

Table 16. DATAHIGH Register (Second Read/Write)

DATALOW Register CH1/CH2/CH3/CH4

The DATALOW register for each channel is a 16-bit read/write

stores the lower limit that activates the ALERT output and/or

the Alert_Flag bit in the conversion result register. If the value

in the conversion result register is less than the value in the

DATALOW register, an ALERT occurs for that channel. When the

conversion result returns to a value at least N LSBs above the

DATALOW register value, the ALERT output pin and Alert_Flag

bit are reset. The value of N is taken from the hysteresis register

associated with that channel. The ALERT output pin can also be

reset by writing to Bits D2 and D1 in the configuration register.

For the AD7997, D1 to D0 of the DATALOW register should

contain 0s.

Table 17. DATALOW Register (First Read/Write)

D15

D14

D13

D12

D11

D10

B11

B10

Table 18. DATALOW Register (Second Read/Write)

AD7997 Datasheet(PDF) 20 Page - Analog Devices

AD7997 Datasheet(HTML) 20 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL