CS2000-CP_15 datasheet(16/37 Pages) CIRRUS

16 / 37 page

CS2000-CP

DS761F3

output will resume.

If it is expected that CLK_IN will be removed and then reapplied within 223 SysClk cycles but later than

tCS, the ClkSkipEn bit should be disabled. If it is not disabled, the device will behave as shown in

Figure 14; note that the lower figure shows that the PLL output frequency may change and be incorrect

without an indication of an unlock condition.

Figure 13. CLK_IN removed for > 223 SysClk cycles

CLK_IN

PLL_OUT

UNLOCK

ClkSkipEn=0 or 1

ClkOutUnl=0

Lock Time

CLK_IN

PLL_OUT

UNLOCK

ClkSkipEn=0 or 1

ClkOutUnl=1

Lock Time

= invalid clocks

223 SysClk cycles

CLK_IN

PLL_OUT

UNLOCK

ClkSkipEn=0 or 1

ClkOutUnl=0

Lock Time

CLK_IN

PLL_OUT

UNLOCK

ClkSkipEn=0 or 1

ClkOutUnl=1

Lock Time

tCS

= invalid clocks

CLK_IN

PLL_OUT

UNLOCK

ClkSkipEn= 1

ClkOutUnl= 0 or 1

Lock Time

tCS

= invalid clocks

223 SysClk cycles

Figure 14. CLK_IN removed for < 223 SysClk cycles but > tCS

CS2000-CP Datasheet(PDF) 16 Page - Cirrus Logic

CS2000-CP Datasheet(HTML) 16 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

Datasheet Download

Link URL