DSPIC33F datasheet(43/80 Pages) MICROCHIP

43 / 80 page

Preliminary

DS70152D-page 43

dsPIC33F/PIC24H PROGRAMMING SPECIFICATION

GSS<1:0>

FGS

General Segment Code-Protect bit

= Code protection is disabled

= Standard security code protection is enabled

= Reserved in dsPIC33FJ12GP201/202, dsPIC33FJ12MC201/202

and PIC24HJ12GP201/202. In all other devices, high security code

protection is enabled.

GWRP

FGS

General Segment Write-Protect bit

= General Segment program memory is not write-protected

= General Segment program memory is write-protected

IESO

FOSCSEL

Two-speed Oscillator Start-Up Enable bit

= Start up device with FRC, then automatically switch to the

user-selected oscillator source when ready

= Start up device with user-selected oscillator source

TEMP

FOSCSEL

Temperature Protection Enable bit

= Temperature protection disabled

= Temperature protection enabled

FNOSC<2:0>

FOSCSEL

Initial Oscillator Source Selection bits

111

= Internal Fast RC (FRC) oscillator

110

= Reserved

101

= LPRC oscillator

100

= Secondary (LP) oscillator

011

= Primary (XT, HS, EC) oscillator with PLL

010

= Primary (XT, HS, EC) oscillator

001

= Internal Fast RC (FRC) oscillator with PLL

000

= Reserved

FCKSM<1:0>

FOSC

Clock Switching Mode bits

= Clock switching is disabled, Fail-Safe Clock Monitor is disabled

= Clock switching is enabled, Fail-Safe Clock Monitor is disabled

= Clock switching is enabled, Fail-Safe Clock Monitor is enabled

IOL1WAY

FOSC

Peripheral Pin Select Configuration

= Allow only one reconfiguration

= Allow multiple reconfigurations

[Note: This bit is only present in the dsPIC33FJ12GP201/202,

dsPIC33FJ12MC201/202 and PIC24HJ12GP201/202 devices.]

OSCIOFNC

FOSC

OSC2 Pin Function bit (except in XT and HS modes)

= OSC2 is clock output

= OSC2 is general purpose digital I/O pin

POSCMD<1:0>

FOSC

Primary Oscillator Mode Select bits

= Primary oscillator disabled

= HS crystal oscillator mode

= XT crystal oscillator mode

= EC (external clock) mode

FWDTEN

FWDT

Watchdog Enable bit

= Watchdog always enabled (LPRC oscillator cannot be disabled.

Clearing the SWDTEN bit in the RCON register will have no effect)

= Watchdog enabled/disabled by user software (LPRC can be

disabled by clearing the SWDTEN bit in the RCON register)

WINDIS

FWDT

Watchdog Timer Window Enable bit

= Watchdog Timer in Non-Window mode

= Watchdog Timer in Window mode

WDTPRE

FWDT

Watchdog Timer Prescaler bit

= 1:128

= 1:32

TABLE 3-3:

dsPIC33F/PIC24H CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field

Description

DSPIC33F Datasheet(PDF) 43 Page - Microchip Technology

DSPIC33F Datasheet(HTML) 43 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL