Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

ES9822PRO Datasheet(PDF) 61 Page - ESS Technology,Inc

Part # ES9822PRO
Description  32-bit High-Performance 2-Channel ADC
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ESS [ESS Technology,Inc]
Direct Link  http://www.esstech.com
Logo ESS - ESS Technology,Inc

ES9822PRO Datasheet(HTML) 61 Page - ESS Technology,Inc

Back Button ES9822PRO Datasheet HTML 57Page - ESS Technology,Inc ES9822PRO Datasheet HTML 58Page - ESS Technology,Inc ES9822PRO Datasheet HTML 59Page - ESS Technology,Inc ES9822PRO Datasheet HTML 60Page - ESS Technology,Inc ES9822PRO Datasheet HTML 61Page - ESS Technology,Inc ES9822PRO Datasheet HTML 62Page - ESS Technology,Inc ES9822PRO Datasheet HTML 63Page - ESS Technology,Inc ES9822PRO Datasheet HTML 64Page - ESS Technology,Inc ES9822PRO Datasheet HTML 65Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 126 page
background image
0.3
ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM
61
ES9822 PRO Product Datasheet
Register 22-21: DITHER MASK
Bits
[15:0]
Default
16'hFFFF
Bits
Mnemonic
Description
[15:0]
DITHER_MASK
Mask off the LSB's of PCM data output.
•
16'h0000 => Quantized to 16 bits
•
16'h8000 => Quantized to 17 bits
•
16'hC000 => Quantized to18 bits
•
16'hE000 => Quantized to 19 bits
•
16'hF000 => Quantized to 20 bits
•
16'hF800 => Quantized to 21 bits
•
16'hFC00 => Quantized to 22 bits
•
16'hFE00 => Quantized to 23 bits
•
16'hFF00 => Quantized to 24 bits
•
16'hFF80 => Quantized to 25 bits
•
16'hFFC0 => Quantized to 26 bits
•
16'hFFE0 => Quantized to 27 bits
•
16'hFFF0 => Quantized to 28 bits
•
16'hFFF8 => Quantized to 29 bits
•
16'hFFFC => Quantized to 30 bits
•
16'hFFFE => Quantized to 31 bits
•
16'hFFFF => Quantized to 32 bits (default)
•
others: Reserved
Register 23: FS GEN PHASE CONTROL
Bits
[7]
[6:0]
Default
1'b0
7'd4
Bits
Mnemonic
Description
[7]
DSD_SYNC_TO_1FS
In DSD mode, when enabled, DSD logic is sync to an 1FS
signal input from GPIO2. When not enabled, DSD logic is
sync to DSD clock input from GPIO1.
•
1'b0: DSD logic is sync to DSD clock input from GPIO1
(default)
•
1'b1: DSD logic is sync to 1FS signal input from GPIO2
[6:0]
RESERVED
NA
Register 26-24: RESERVED



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com