| Electronic Components Datasheet Search |
|
LAN9252/ML Datasheet(PDF) 287 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9252/ML Datasheet(HTML) 287 Page - Microchip Technology |
|
287 / 329 page ![]() 2015 Microchip Technology Inc. DS00001909A-page 287 LAN9252 12.14.83 LATCH0 CONTROL REGISTER Note: Writes to this register depend on the Latch In Unit 0 bit of the Cyclic Unit Control Register. 12.14.84 LATCH1 CONTROL REGISTER Note: Writes to this register depend on the Latch In Unit 1 bit of the Cyclic Unit Control Register. Offset: 09A8h Size: 8 bits Bits Description ECAT Type PDI Type Default 7:2 RESERVED Write as 0. RO RO 000000b 1 LATCH0 Negative Edge 0: Continuous Latch active 1: Single Event (only first event active) R/W R/W 0b 0 LATCH0 Positive Edge 0: Continuous Latch active 1: Single Event (only first event active) R/W R/W 0b Offset: 09A9h Size: 8 bits Bits Description ECAT Type PDI Type Default 7:2 RESERVED Write as 0. RO RO 000000b 1 LATCH1 Negative Edge 0: Continuous Latch active 1: Single Event (only first event active) R/W R/W 0b 0 LATCH1 Positive Edge 0: Continuous Latch active 1: Single Event (only first event active) R/W R/W 0b |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |