Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

UPSD3253 Datasheet(PDF) 61 Page - STMicroelectronics

Part # UPSD3253
Description  Flash Programmable System Devices with 8032 Microcontroller Core and 256Kbit SRAM
PDF  176 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3253 Datasheet(HTML) 61 Page - STMicroelectronics

Back Button UPSD3253 Datasheet HTML 57Page - STMicroelectronics UPSD3253 Datasheet HTML 58Page - STMicroelectronics UPSD3253 Datasheet HTML 59Page - STMicroelectronics UPSD3253 Datasheet HTML 60Page - STMicroelectronics UPSD3253 Datasheet HTML 61Page - STMicroelectronics UPSD3253 Datasheet HTML 62Page - STMicroelectronics UPSD3253 Datasheet HTML 63Page - STMicroelectronics UPSD3253 Datasheet HTML 64Page - STMicroelectronics UPSD3253 Datasheet HTML 65Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 176 page
background image
61/176
µPSD325X DEVICES
Table 44. Description of the SCON Bits
Bit
Symbol
Function
7
SM0
(SM1,SM0)=(0,0): Shift Register. Baud rate = fOSC/12
(SM1,SM0)=(1,0): 8-bit UART. Baud rate = variable
(SM1,SM0)=(0,1): 8-bit UART. Baud rate = fOSC/64 or fOSC/32
(SM1,SM0)=(1,1): 8-bit UART. Baud rate = variable
6SM1
5SM2
Enables the multiprocessor communication features in Mode 2 and 3. In Mode 2 or 3, if
SM2 is set to ’1,’ R1 will not be activated if its received 8th data bit (RB8) is ’0.’ In Mode
1, if SM2=1, R1 will not be activated if a valid Stop Bit was not received. In Mode 0, SM2
should be ’0’
4
REN
Enables serial reception. Set by software to enable reception. Clear by software to
disable reception
3TB8
The 8th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as
desired
2RB8
In Modes 2 and 3, this bit contains the 8th data bit that was received. In Mode 1, if
SM2=0, RB8 is the Snap Bit that was received. In Mode 0, RB8 is not used
1TI
Transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or at the
beginning of the Stop Bit in the other modes, in any serial transmission. Must be cleared
by software
0RI
Receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or
halfway through the Stop Bit in the other modes, in any serial reception (except for
SM2). Must be cleared by software



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com