V62SLASH12615-01XE-R datasheet(71/98 Pages) TI1

71 / 98 page

DP83848-EP

www.ti.com

SLLSEC6E – SEPTEMBER 2012 – REVISED JUNE 2019

Submit Documentation Feedback

Product Folder Links: DP83848-EP

Detailed Description

Table 5-26. PHY Control Register (PHYCR), Address 0x19 (continued)

BIT

BIT NAME

DEFAULT

DESCRIPTION

PAUSE_TX

0, RO

Pause Transmit Negotiated:

Indicates that pause transmit should be enabled in the MAC. Based on

ANAR[11:10] and ANLPAR[11:10] settings.

This function shall be enabled according to IEEE 802.3 Annex 28B

Table 28B-3, “Pause Resolution”, only if the Auto-Negotiated Highest

Common Denominator is a full duplex technology.

BIST_FE

0, RW/SC

BIST Force Error:

1 = Force BIST Error

0 = Normal operation

This bit forces a single error, and is self clearing

PSR_15

0, RW

BIST Sequence select:

1 = PSR15 selected

0 = PSR9 selected

BIST_STATUS

0, LL/RO

BIST Test Status:

1 = BIST pass

0 = BIST fail. Latched, cleared when BIST is stopped

For a count number of BIST errors, see the BIST Error Count in the

CDCTRL1 register.

BIST_START

0, RW

BIST Start:

1 = BIST start

0 = BIST stop

BP_STRETCH

0, RW

Bypass LED Stretching:

This will bypass the LED stretching and the LEDs will reflect the internal

value.

1 = Bypass LED stretching

0 = Normal operation

LED_CNFG[1]

0, RW

LEDs Configuration:

LED_CNFG[0]

Strap, RW

LED_CNFG

[1]

LED_

CNFG[0]

Mode

Description

Don’t care

Mode 1

Mode 2

Mode 3

In Mode 1, LEDs are configured as follows:

LED_LINK = ON for Good Link, OFF for No Link

LED_SPEED = ON in 100 Mbps, OFF in 10 Mbps

LED_ACT/COL = ON for Activity, OFF for No Activity

In Mode 2, LEDs are configured as follows:

LED_LINK = ON for good Link, BLINK for Activity

LED_SPEED = ON in 100 Mbps, OFF in 10 Mbps

LED_ACT/COL = ON for Collision, OFF for No Collision

Full Duplex, OFF for Half Duplex

In Mode 3, LEDs are configured as follows:

LED_LINK = ON for Good Link, BLINK for Activity

LED_SPEED = ON in 100 Mbps, OFF in 10 Mbps

LED_ACT/COL = ON for Full Duplex, OFF for Half Duplex

4:0

PHYADDR[4:0]

Strap, RW

PHY Address: PHY address for port

V62/12615-01XE-R Datasheet(PDF) 71 Page - Texas Instruments

V62/12615-01XE-R Datasheet(HTML) 71 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

Datasheet Download

Link URL