VS6624P0LP datasheet(29/100 Pages) STMICROELECTRONICS

29 / 100 page

VS6624

Data synchronization methods

Rev 1

29/100

Mode 2 Logical DMA channels

The purpose of logical channels is to separate different data flows which are interleaved in

the data stream, in the case of the VS6624 this allows the identification of the pipe setup

bank used for an image frame. The DMA channel identifier number is directly encoded in the

4-byte mode2 embedded sync codes. The receiver can then monitor the DMA channel

identifier and de-multiplex the interleaved video streams to their appropriate DMA channel.

The bChannelID register can have the value 0 to 6. The DMA channel identifier must be fully

programmable to allow the host to configure which DMA channels the different video data

stream use.

●

Logical channel control

The channel identifier is a part of Mode2 synchronization code, upper four bits of last byte of

synchronization code.

Figure 13. illustrates the synchronization code with logical channel

identifiers.

Figure 13. Mode 2 frame structure (VGA example)

VSYNC and HSYNC

The VS6624 can provide two programmable hardware synchronization signals: VSYNC and

HSYNC. The position of these signals within the output frame can be programmed by the

user or an automatic setting can be used where the signals track the active video portion of

the output frame regardless of its size.

Horizontal synchronization signal (HSYNC)

The HSYNC signal is controlled by the bHSyncSetup register. The following options are

available:

●

enable/disable

●

select polarity

●

all lines or active lines only

●

manual or automatic

000

DC LC

DMA Channel Number

Valid channels = 0 to 6

Line code

0x0 = Line Start

0x1 = Line End

0x2 = Frame Start

0x3 = Frame End

32-bit embedded mode 2 sync code

VS6624P0LP Datasheet(PDF) 29 Page - STMicroelectronics

VS6624P0LP Datasheet(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Datasheet Download

Link URL