| Electronic Components Datasheet Search |
|
VS6624P0LP Datasheet(PDF) 30 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VS6624P0LP Datasheet(HTML) 30 Page - STMicroelectronics |
|
30 / 100 page ![]() Data synchronization methods VS6624 30/100 Rev 1 In automatic mode the HSYNC signal envelops all the active video data on every line in the output frame regardless of the programmed image size. Line codes (if selected) fall outside the HSYNC envelope as shown in Figure 14. Figure 14. HSYNC timing example If manual mode is selected then the pixel positions for HSYNC rising edge and falling edge are programmable. The pixel position for the rising edge of HSYNC is programmed in the bHSyncRising registers. The pixel position for the falling edge of HSYNC is programmed in the bHSyncFalling registers. Vertical synchronization (VSYNC) The VSYNC signal is controlled by the bSyncSetup register. The following options are available: ● enable/disable ● select polarity ● manual or automatic In automatic mode the VSYNC signal envelops all the active video lines in the output frame regardless of the programmed image size as shown in Figure 15. FF SAV Code EAV Code ACTIVE VIDEO DATA hsync=1 EAV Code BLANKING DATA hsync=0 00 00 XY 80 10 80 10 80 10 80 10 00 00 XY FF D0 D1 D2 D3 D0 D1 D2 D3 D2 D3 FF 00 00 XY |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |