Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

DSP56600FM/AD Datasheet(PDF) 51 Page - NXP Semiconductors

Part # DSP56600FM/AD
Description  INTEGRATED CELLULAR BASEBAND PROCESSOR
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

DSP56600FM/AD Datasheet(HTML) 51 Page - NXP Semiconductors

Back Button DSP56600FM/AD Datasheet HTML 47Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 48Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 49Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 50Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 51Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 52Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 53Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 54Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 55Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 76 page
background image
DSP56652
External Interface Module (EIM) Timing
Preliminary
MOTOROLA
DSP56652 Technical Data Sheet
2-9
EXTERNAL INTERFACE MODULE (EIM) TIMING
The EIM provides the bus interface between the DSP56652 and external memory and
peripherals. It uses the external address bus, data bus, bus control signals, and the
chip select signals.
Table 2-10
EIM External Bus Output AC Timing Specifications1
Num
Characteristics
MCU
@16.8 MHz
Unit
Min
Max
11
CLK rise to address and R/W valid
0
15
ns
12
CLK rise to address and R/W invalid (output hold)
0
15
ns
13
CLK rise to CS asserted
0
15
ns
14
CLK rise to CS deasserted (output hold)
0
15
ns
15
CLK fall to OE, EB asserted (read, OEA = 0),
EB asserted (write)2
015
ns
16
CLK rise to OE, EB asserted (read, OEA = 1)2
015
ns
17
CLK rise to OE, EB deasserted (output hold) (read)2
015
ns
CLK rise to EB deasserted (output hold) (write, WEN = 0)
0
15
ns
18
CLK fall to EB deasserted (output hold) (write, WEN = 1)
0
15
ns
19
CLK fall to OE, EB asserted (WSC = 0)2
Ñ15
ns
20
CLK rise to OE, EB deasserted (output hold) (WSC = 0)2
015
ns
21
Data-in valid to CLK rise (setup)
3
Ñ
ns
22
CLK rise to dataÐin invalid (hold)
7
Ñ
ns
23
CLK rise to data-out valid
0
20
ns
24
CLK rise to data-out invalid (output hold)
0
20
ns
25
CLK rise to data-out high impedance
0
20
ns
26
CLK fall to data-out valid (WSC = 0)
0
20
ns
27
CLK rise to data-out invalid (output hold) (WSC = 0)
0
20
ns
28
CLK rise to data-out high impedance (WSC = 0)
0
20
ns
Note:
1.
The following notes apply to this table:
¥
Input and Output timings are measured at the 50% point of the waveforms. The specifications
assume a capacitive load of 50 pF.
¥
These timings were measured with respect to the input clock edges.
2.
EB outputs are asserted for reads if the EBC bit in the corresponding CS control register is clear.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com