| Electronic Components Datasheet Search |
|
IP101G-DS-R01 Datasheet(PDF) 58 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
IP101G-DS-R01 Datasheet(HTML) 58 Page - List of Unclassifed Manufacturers |
|
58 / 65 page ![]() IP101G Data Sheet 7.4 AC Timing 7.4.1 Reset, Pin Latched-in, Clock and Power Source Table 14 Reset, Pin Latched-in, Clock and Power Source Timing Requirements Symbol Description Min. Typ. Max. Unit Tclk_lead X1 input clock valid period before reset released 10 - - ms Trst Reset period 10 - - ms Tclk_MII_rdy MII/RMII clock output ready after reset released (Pins settings are latched into IP101G this moment.) - - 10 ms Tdiff Time difference between AVDD33 and VDDIO, DVDD_REGIN - - 30 ms Tpwr_lead All power source ready before reset released 11 - - ms Tlat_s Latched-in pin signal setup time 10 - - µs Tlat_h Latched-in pin signal hold time 2.63 - - ms Figure 18 Reset, Pin Latched-In, Clock and Power Source Timing Requirements 58/65 January 14, 2014 Copyright © 2011, IC Plus Corp. IP101G-DS-R01 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |