Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

Preview PDF HTML

IP101G-DS-R01 Datasheet(PDF) 59 Page - List of Unclassifed Manufacturers

Part # IP101G-DS-R01
Description  Single Port 10/100 MII/RMII/TP/Fiber Fast Ethernet Transceiver
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

IP101G-DS-R01 Datasheet(HTML) 59 Page - List of Unclassifed Manufacturers

Back Button IP101G-DS-R01 Datasheet HTML 55Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 56Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 57Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 58Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 59Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 60Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 61Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 62Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 63Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 65 page
background image
IP101G
Data Sheet
7.4.2 MII Timing
a. Transmit Timing Requirements
Table 15 MII Transmit Timing Requirements
Symbol
Description
Min.
Typ.
Max.
Unit
TTclk1
Period of transmit clock output in 100M mode
-
40
-
ns
TTclk1
Period of transmit clock output in 10M mode
-
400
-
ns
Ts1
TXEN, TXD to TX_CLK setup time
10
-
-
ns
Th1
TXEN, TXD to TX_CLK hold time
0
-
-
ns
Figure 19 MII Transmit Timing Requirements
b. Receive Timing
Table 16 MII Receive Timing Specifications
Symbol
Description
Min.
Typ.
Max.
Unit
TRclk1
Period of receive clock output in 100M mode
-
40
-
ns
TRclk1
Period of receive clock output in 10M mode
-
400
-
ns
20
22
26
ns
Td1
1 100Mbps
Td1 10Mbps
MII_RXCLK rising edge to RXDV, RXD output
delay
200
202
206
ns
Figure 20 MII Receive Timing Specifications
1 Timing was measured for the pin load TXEN and TXD[3:0] of IP101G. The reference 25MHz clock was from
output pin RXCLK of IP101G via the default driving current.
59/65
January 14, 2014
Copyright © 2011, IC Plus Corp.
IP101G-DS-R01



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com