DSP5685XUM datasheet(30/64 Pages) FREESCALE

30 / 64 page

56858 Technical Data, Rev. 6

Freescale Semiconductor

Figure 4-9 External Clock Timing

4.6 External Memory Interface Timing

The External Memory Interface is designed to access static memory and peripheral devices. Figure 4-10 shows

sample timing and parameters that are detailed in Table 4-7.

The timing of each parameter consists of both a fixed delay portion and a clock related portion; as well as user

controlled wait states. The equation:

t = D + P * (M + W)

should be used to determine the actual time of each parameter. The terms in the above equation are defined as:

parameter delay time

D fixed portion of the delay, due to on-chip path delays.

P the period of the system clock, which determines the execution rate of the part (i.e. when the device is

operating at 120 MHz, P = 8.33 ns).

Table 4-6 PLL Timing

Operating Conditions: VSS = VSSIO = VSSA = 0 V, VDD = 1.62-1.98V, VDDIO = VDDA = 3.0–3.6V, TA = –40° to +120°C, CL ≤ 50pF, fop = 120MHz

Characteristic

Symbol

Min

Typ

Max

Unit

External reference crystal frequency for the PLL1

1. An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work correctly.

The PLL is optimized for 4MHz input crystal.

fosc

MHz

PLL output frequency

fclk

—

240

MHz

PLL stabilization time 2

2. This is the minimum time required after the PLL setup is changed to ensure reliable operation.

tplls

—1

External

Clock

VIH

VIL

Note: The midpoint is VIL + (VIH – VIL)/2.

90%

50%

10%

90%

50%

10% t

tPW

tfall

trise

DSP5685XUM Datasheet(PDF) 30 Page - Freescale Semiconductor, Inc

DSP5685XUM Datasheet(HTML) 30 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL