Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

Preview PDF HTML

ADRF6850BCPZ-R7 Datasheet(PDF) 25 Page - Analog Devices

Part # ADRF6850BCPZ-R7
Description  100 MHz to 1000 MHz Integrated Broadband Receiver
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADRF6850BCPZ-R7 Datasheet(HTML) 25 Page - Analog Devices

Back Button ADRF6850BCPZ-R7 Datasheet HTML 21Page - Analog Devices ADRF6850BCPZ-R7 Datasheet HTML 22Page - Analog Devices ADRF6850BCPZ-R7 Datasheet HTML 23Page - Analog Devices ADRF6850BCPZ-R7 Datasheet HTML 24Page - Analog Devices ADRF6850BCPZ-R7 Datasheet HTML 25Page - Analog Devices ADRF6850BCPZ-R7 Datasheet HTML 26Page - Analog Devices ADRF6850BCPZ-R7 Datasheet HTML 27Page - Analog Devices ADRF6850BCPZ-R7 Datasheet HTML 28Page - Analog Devices ADRF6850BCPZ-R7 Datasheet HTML 29Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 36 page
background image
ADRF6850
Rev. 0 | Page 25 of 36
within a suitable range to match the specification of the follow-
on device. This is accomplished by setting Register CR29, Bit 6,
to 0, and driving Pin 7, VOCM, with the requisite external bias
voltage.
Narrow-Band and Wideband Filter Mode
By default, the second-order low-pass filter in the output buffers
of the baseband output signal paths is selected, and the baseband
outputs are in narrow-band mode. By setting Register CR29,
Bits[5:4], this filter can be set to a cutoff frequency of 50 MHz,
43 MHz, 37 MHz, or 30 MHz. By setting Register CR29, Bit 3, to 1,
this filter is bypassed and wideband mode is selected.
Table 7. Baseband Filter Settings
CR29[5:4]
Filter Cutoff Frequency (MHz)
00
50
01
43
10
37
11
30
VGA Gain Mode Polarity
The polarity of the VGA gain is set by programming Bit 2 of
Register CR30. By setting Register CR30, Bit 2, to 0, a positive
gain slope is selected where VGAIN = 0 V sets the VGA gain to be 0
dB, and VGAIN = 1.5 V sets the VGA gain to be 60 dB. By setting
Register CR30, Bit 2, to 1, a negative gain slope is selected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com